阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



Features

- Ultra-Low Supply Current: 200 nA per channel
- Fast Response Time: 13 μs Propagation Delay, with 100 mV Overdrive
- Internal Hysteresis for Clean Switching
- Offset Voltage: ± 2.0 mV Maximum
- Offset Voltage Temperature Drift: 0.3 µV/°C
- Input Bias Current: 6 pA Typical
- Input Common-Mode Range Extends 200 mV
- Push-Pull Output with ±25 mA Drive Capability
- Output Latch (TP2011N Only)
- No Phase Reversal for Overdriven Inputs
- Low Supply Voltage: 1.6V to 5.5V

Applications

- Battery Monitoring / Management
- Alarm and Monitoring Circuits
- Peak and Zero-crossing Detectors
- Threshold Detectors/Discriminators
- Sensing at Ground or Supply Line
- Logic Level Shifting or Translation
- Window Comparators
- Oscillators and RC Timers
- Mobile Communications and Notebooks
- Ultra-Low-Power Systems

Descriptions


The TP201x family of push-pull output comparators features the world-class lowest nanopower (250nA maximum) and fast 13µs response time capability, allowing operation from 1.6V to 5.5V. Input common-mode range beyond supply rails makes the TP201x an ideal choice for power-sensitive, low-voltage (2-cell) applications.

The TP201x push-pull output supports rail-to-rail output swing and interfaces with TTL /CMOS logic, and are capable of driving heavy DC or capacitive loads. The internal input hysteresis eliminates output switching due to internal input noise voltage, reducing current draw. The output limits supply current surges and dynamic power consumption while switching. Beyond the rails input and rail-to-rail output characteristics allow the full power-supply voltage to be used for signal range.

Micro-sized packages provide options for portable and space-restricted applications. The single (TP2011) is available in SC70-5, and the dual (TP2012) is available in SOT23-8.

The related TP2015/6/8 family of comparators from 3PEAK has an open-drain output. Used with a pull-up resistor, these devices can be used as level-shifters for any desired voltage up to 10V and in wired-OR logic.

3PEAK and the 3PEAK logo are registered trademarks of 3PEAK Incorporated. All other trademarks are the property of their respective owners.




Typical Application of TP201x Comparators

Related Products

DEVICE	DESCRIPTION
TP2015 /TP2016/TP2018	Ultra-low 200nA, 13µs, 1.6V, ±2mV V _{OS-MAX} , Internal Hysteresis, RRI, Open-Drain Output Comparators
TP1931 /TP1932/TP1934	950ns, 3µA, 1.8V, ±2.5mV V _{OS-MAX} , Internal Hysteresis, RRI, Push-Pull Output Comparators
TP1935 /TP1936/TP1938	950ns, 3µA, 1.8V, ±2.5mV V _{OS-MAX} , Internal Hysteresis, RRI, Open-Drain Comparators
TP1941/TP1941N /TP1942/TP1944	Fast 68ns, Low Power, Internal Hysteresis, ±3mV Maximum V _{OS} , – 0.2V to V _{DD} + 0.2V RRI, Push-Pull (CMOS/TTL) Output Comparators
TP1945/TP1945N /TP1946/TP1948	Fast 68ns, Low Power, Internal Hysteresis, ±3mV Maximum V _{OS} , – 0.2V to V _{DD} + 0.2V RRI, Open-Drain Output Comparators

Pin Configuration (Top View)



Order Information

Model Name	Order Number	Package	Transport Media, Quantity	Marking Information
	TP2011-TR	5-Pin SOT23	Tape and Reel, 3000	C1TYW (1)
TP2011	TP2011-CR	5-Pin SC70	Tape and Reel, 3000	C1CYW (1)
	TP2011-SR	8-Pin SOIC	Tape and Reel, 4000	2011S
TP2011U	TP2011U-TR	5-Pin SOT23	Tape and Reel, 3000	C1AYW (1)
1720110	TP2011U-CR	5-Pin SC70	Tape and Reel, 3000	C1BYW (1)
TP2011N	TP2011N-TR	6-Pin SOT23	Tape and Reel, 3000	C1NYW (1)
	TP2012-TR	8-Pin SOT23	Tape and Reel, 3000	C12YW (1)
TP2012	TP2012-SR	8-Pin SOIC	Tape and Reel, 4000	2012S
	TP2012-VR	8-Pin MSOP	Tape and Reel, 3000	2012V
TP2014	TP2014-SR	14-Pin SOIC	Tape and Reel, 2500	TP2014S
172014	TP2014-TR	14-Pin TSSOP	Tape and Reel, 3000	TP2014T

Note (1): 'YW' is date coding scheme. 'Y' stands for calendar year, and 'W' stands for single workweek coding scheme.

Pin Functions

N/C: No Connection.

–IN: Inverting Input of the Comparator. Voltage range of this pin can go from $V^- - 0.3V$ to $V^+ + 0.3V$.

+IN: Non-Inverting Input of Comparator. This pin has the same voltage range as –IN.

 $\text{V+}(\text{V}_{\text{DD}})\text{:}$ Positive Power Supply. Typically the voltage is from 1.6V to 5.5V. Split supplies are possible as long as the voltage between V+ and V– is between 1.6V and 5.5V. A bypass capacitor of 0.1µF as close to the part as possible should be used between power supply pins or between supply pins and ground.

 $V^-(V_{ss})$: Negative Power Supply. It is normally tied to ground. It can also be tied to a voltage other than ground as long as the voltage between V^+ and V^- is from 1.6V to 5.5V. If it is not connected to ground, bypass it with a capacitor of 0.1 μ F as close to the part as possible.

OUT: Comparator Output. The voltage range extends to within millivolts of each supply rail.

LATCH: Active **Low** Latch enable. Latch enable threshold is 1/2V+ above negative supply rail.

Absolute Maximum Ratings Note 1

Supply Voltage: V ⁺ – V ⁻ 6.0V	Operating Temperature Range40°C to 85°C
Input Voltage $V^ 0.3$ to $V^+ + 0.3$	Maximum Junction Temperature 150°C
Input Current: +IN, -IN, Note 2±10mA	Storage Temperature Range –65°C to 150°C
Output Current: OUT ±45mA	Lead Temperature (Soldering, 10 sec) 260°C
Output Short-Circuit Duration Note 3 Indefinite	

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The inputs are protected by ESD protection diodes to each power supply. If the input extends more than 500mV beyond the power supply, the input current should be limited to less than 10mA.

Note 3: A heat sink may be required to keep the junction temperature below the absolute maximum. This depends on the power supply voltage and how many amplifiers are shorted. Thermal resistance varies with the amount of PC board metal connected to the package. The specified values are for short traces connected to the leads.

ESD, Electrostatic Discharge Protection

Symbol	Parameter	Condition	Minimum Level	Unit
HBM	Human Body Model ESD	MIL-STD-883H Method 3015.8	8	kV
CDM	Charged Device Model ESD	JEDEC-EIA/JESD22-C101E	2	kV

Electrical Characteristics

The • denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 27^{\circ}C$. $V_{DD} = +1.6V$ to +5.5V, $V_{IN+} = V_{DD}$, $V_{IN-} = 1.2V$, $C_L = 15pF$.


SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{DD}	Supply Voltage		•	1.6		5.5	V
Vos	Input Offset Voltage Note 1	V _{CM} = 1.2V	•	-2.0	0.5	+2.0	mV
Vos TC	Input Offset Voltage Drift Note 1	V _{CM} = 1.2V			0.3		μV/°C
V _{HYST}	Input Hysteresis Voltage Note 1	V _{CM} = 1.2V	•	3	4	7	mV
V _{HYST} TC	Input Hysteresis Voltage Drift Note 1	V _{CM} = 1.2V			20		μV/°C
l _B	Input Bias Current	V _{CM} = 1.2V			6		pА
los	Input Offset Current	V _{CM} = 1.2V			4		pА
R _{IN}	Input Resistance				> 100		GΩ
Cin	Input Capacitance	Differential Common Mode			2 4		pF
CMRR	Common Mode Rejection Ratio	V _{CM} = V _{SS} to V _{DD}	•	50	82		dB
V _{CM}	Common-mode Input Voltage Range		•	V-		V+	V
PSRR	Power Supply Rejection Ratio		•	60	90		dB
VoH	High-Level Output Voltage	I _{OUT} =-1mA	•	V _{DD} -0.3			V
V_{OL}	Low-Level Output Voltage	I _{OUT} =1mA	•			V_{SS} +0.3	V
Isc	Output Short-Circuit Current	Sink or source current			25		mA
la	Quiescent Current per Comparator		•	160	200	250	nA
t _R	Rising Time				5		ns
t _F	Falling Time				5		ns
t _{PD+}	Propagation Delay (Low-to-High)	Overdrive=100mV, V _{IN-} =1.2V	•		13	19	μs
t _{PD-}	Propagation Delay (High-to-Low)	Overdrive=100mV, V _{IN-} =1.2V	•		14	18	μs
tpd-skew	Propagation Delay Skew Note 2	Overdrive=100mV, V _{IN-} =1.2V	•		1	5	μs

Note 1: The input offset voltage is the average of the input-referred trip points. The input hysteresis is the difference between the input-referred trip points.


Note 2: Propagation Delay Skew is defined as: t_{PDSKEW} = t_{PD+} - t_{PD-}.

Typical Performance Characteristics


Input Offset Voltage vs. Temperature




Input Hysteresis Voltage vs. Temperature




Quiescent Current vs. Temperature




Propagation Delay vs. Temperature



Propagation Delay Skew vs. Temperature




Propagation Delay vs. Overdrive Voltage




Typical Performance Characteristics


Propagation Delay Skew vs. Overdrive Voltage




Propagation Delay vs. Overdrive Voltage




Propagation Delay Skew vs. Overdrive Voltage




Input Offset Voltage vs. Common Mode Voltage



Input Offset Voltage vs. Common Mode Voltage




Input Hysteresis Voltage vs. Common Mode Voltage




Typical Performance Characteristics


Input Hysteresis Voltage vs. Common Mode Voltage




Quiescent Current vs. Common Mode Voltage




Quiescent Current vs. Common Mode Voltage




Propagation Delay V.S. Common Mode Voltage



Propagation Delay vs. Common Mode Voltage




Propagation Delay Skew vs. Common Mode Voltage




Typical Performance Characteristics


Propagation Delay Skew vs. Common Mode Voltage




Input Offset Voltage Distribution




Input Hysteresis Voltage Distribution




Quiescent Current Distribution



Low to High Propagation Delay Distribution




High to Low Propagation Delay Distribution




Typical Performance Characteristics


Propagation Delay Skew Distribution




Output Voltage Headroom vs. Output Load Current




Output Voltage Headroom vs. Output Load Current



Output Voltage Headroom vs. Supply Voltage



Output Short Current vs. Supply Voltage



www.3peakic.com

Operation


The TP201x family single-supply comparators feature internal hysteresis, high speed, and low power. Input signal range extends beyond the negative and positive power supplies. The output can even extend all the way to the negative supply. The input stage is active over

different ranges of common mode input voltage. Rail-to-rail input voltage range and low-voltage single-supply operation make these devices ideal for portable equipment.

Applications Information

Inputs

The TP201x comparator family uses CMOS transistors at the input which prevent phase inversion when the input pins exceed the supply voltages. Figure 1 shows an input voltage exceeding both supplies with no resulting phase inversion.



 $\begin{array}{c|c} & & & & \\ & & & & \\ & & & & \\ & -\text{In} & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & & & \\ & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & & & \\ & &$

Figure 1. Comparator Response to Input Voltage

Figure 2. Equivalent Input Structure

The electrostatic discharge (ESD) protection input structure of two back-to-back diodes and $1k\Omega$ series resistors are used to limit the differential input voltage applied to the precision input of the comparator by clamping input voltages that exceed supply voltages, as shown in Figure 2. Large differential voltages exceeding the supply voltage should be avoided to prevent damage to the input stage.

Internal Hysteresis

Most high-speed comparators oscillate in the linear region because of noise or undesired parasitic feedback. This tends to occur when the voltage on one input is at or equal to the voltage on the other input. To counter the parasitic effects and noise, the TP201x implements internal hysteresis.

The hysteresis in a comparator creates two trip points: one for the rising input voltage and one for the falling input voltage. The difference between the trip points is the hysteresis. When the comparator's input voltages are equal, the hysteresis effectively causes one comparator input voltage to move quickly past the other, thus taking the input out of the region where oscillation occurs. Figure 3 illustrates the case where IN- is fixed and IN+ is varied. If the inputs were reversed, the figure would look the same, except the output would be inverted.




Figure 3. Comparator's hysteresis and offset

External Hysteresis

Greater flexibility in selecting hysteresis is achieved by using external resistors. Hysteresis reduces output chattering when one input is slowly moving past the other. It also helps in systems where it is best not to cycle between high and low states too frequently (e.g., air conditioner thermostatic control). Output chatter also increases the dynamic supply current.

Non-Inverting Comparator with Hysteresis

A non-inverting comparator with hysteresis requires a two-resistor network, as shown in Figure 4 and a voltage reference (V_I) at the inverting input.




Figure 4. Non-Inverting Configuration with Hysteresis

When V_i is low, the output is also low. For the output to switch from low to high, V_i must rise up to V_{tr} . When V_i is high, the output is also high. In order for the comparator to switch back to a low state, V_i must equal V_{tf} before the non-inverting input V+ is again equal to V_r .

$$\begin{split} V_{r} &= \frac{R_{2}}{R_{1} + R_{2}} V_{tr} \\ V_{r} &= (V_{DD} - V_{tf}) \frac{R_{1}}{R_{1} + R_{2}} + V_{tf} \\ V_{tr} &= \frac{R_{1} + R_{2}}{R_{2}} V_{r} \\ V_{tf} &= \frac{R_{1} + R_{2}}{R_{2}} V_{r} - \frac{R_{1}}{R_{2}} V_{DD} \\ V_{hyst} &= V_{tr} - V_{tf} = \frac{R_{1}}{R_{2}} V_{DD} \end{split}$$

Inverting Comparator with Hysteresis

The inverting comparator with hysteresis requires a three-resistor network that is referenced to the comparator supply voltage (V_{DD}) , as shown in Figure 5.




Figure 5. Inverting Configuration with Hysteresis

When V_i is greater than V_+ , the output voltage is low. In this case, the three network resistors can be presented as paralleled resistor $R_2 \parallel R_3$ in series with R_1 . When V_i at the inverting input is less than V_+ , the output voltage is high. The three network resistors can be represented as $R_1 \parallel R_3$ in series with R_2 .

$$V_{tr} = \frac{R_2}{R_1 \parallel R_3 + R_2} V_{DD}$$

$$V_{tf} = \frac{R_2 || R_3}{R_2 || R_3 + R_1} V_{DD}$$

$$V_{\text{hy st}} = V_{\text{tr}} - V_{\text{tf}} = \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_3} V_{\text{DD}}$$

Low Input Bias Current

The TP201x family is a CMOS comparator family and features very low input bias current in pA range. The low input bias current allows the comparators to be used in applications with high resistance sources. Care must be taken to minimize PCB Surface Leakage. See below section on "PCB Surface Leakage" for more details.

PCB Surface Leakage

In applications where low input bias current is critical, Printed Circuit Board (PCB) surface leakage effects need to be considered. Surface leakage is caused by humidity, dust or other contamination on the board. Under low humidity conditions, a typical resistance between nearby traces is $10^{12}\Omega$. A 5V difference would cause 5pA of current to flow, which is greater than the TP201x's input bias current at +27°C (±6pA, typical). It is recommended to use multi-layer PCB layout and route the comparator's -IN and +IN signal under the PCB surface.

The effective way to reduce surface leakage is to use a guard ring around sensitive pins (or traces). The guard ring is biased at the same voltage as the sensitive pin. An example of this type of layout is shown in Figure 6 for Inverting configuration application.

- 1. For Non-Inverting Configuration:
 - a) Connect the non-inverting pin $(V_{IN}+)$ to the input with a wire that does not touch the PCB surface.
 - b) Connect the guard ring to the inverting input pin $(V_{IN}-)$. This biases the guard ring to the same reference as the comparator.

2. For Inverting Configuration:

- a) Connect the guard ring to the non-inverting input pin (V_{IN}+). This biases the guard ring to the same reference voltage as the comparator (e.g., V_{DD}/2 or ground).
- b) Connect the inverting pin (V_{IN}-) to the input with a wire that does not touch the PCB surface.




Figure 6. Example Guard Ring Layout for Inverting Comparator

Ground Sensing and Rail to Rail Output

The TP201x family implements a rail-to-rail topology that is capable of swinging to within 10mV of either rail. Since the inputs can go 300mV beyond either rail, the comparator can easily perform 'true ground' sensing.

The maximum output current is a function of total supply voltage. As the supply voltage of the comparator increases, the output current capability also increases. Attention must be paid to keep the junction temperature of the IC below 150°C when the output is in continuous short-circuit condition. The output of the amplifier has reverse-biased ESD diodes connected to each supply. The output should not be forced more than 0.5V beyond either supply, otherwise current will flow through these diodes.

ESD

The TP201x family has reverse-biased ESD protection diodes on all inputs and output. Input and output pins can not be biased more than 300mV beyond either supply rail.

Power Supply Layout and Bypass

The TP201x family's power supply pin should have a local bypass capacitor (i.e., 0.01µF to 0.1µF) within 2mm for good high frequency performance. It can also use a bulk capacitor (i.e., 1µF or larger) within 100mm to provide large, slow currents. This bulk capacitor can be shared with other analog parts.

Good ground layout improves performance by decreasing the amount of stray capacitance and noise at the comparator's inputs and outputs. To decrease stray capacitance, minimize PCB lengths and resistor leads, and place external components as close to the comparator' pins as possible.

Proper Board Layout

The TP201x family is a series of fast-switching, high-speed comparator and requires high-speed layout considerations. For best results, the following layout guidelines should be followed:

- 1. Use a printed circuit board (PCB) with a good, unbroken low-inductance ground plane.
- 2. Place a decoupling capacitor (0.1µF ceramic, surface-mount capacitor) as close as possible to supply.
- 3. On the inputs and the output, keep lead lengths as short as possible to avoid unwanted parasitic feedback around the comparator. Keep inputs away from the output.
- 4. Solder the device directly to the PCB rather than using a socket.
- 5. For slow-moving input signals, take care to prevent parasitic feedback. A small capacitor (1000 pF or less) placed between the inputs can help eliminate oscillations in the transition region. This capacitor causes some degradation to propagation delay when the impedance is low. The topside ground plane should be placed between the output and inputs.
- 6. The ground pin ground trace should run under the device up to the bypass capacitor, thus shielding the inputs from the outputs.

Typical Applications

IR Receiver

The TP2011 is an ideal candidate to be used as an infrared receiver shown in Figure 7. The infrared photo diode creates a current relative to the amount of infrared light present. The current creates a voltage across R_D . When this voltage level cross the voltage applied by the voltage divider to the inverting input, the output transitions. Optional R_o provides additional hysteresis for noise immunity.




Figure 7. IR Receiver

Relaxation Oscillator

A relaxation oscillator using TP2011 is shown in Figure 8. Resistors R_1 and R_2 set the bias point at the comparator's inverting input. The period of oscillator is set by the time constant of R_4 and C_1 . The maximum frequency is limited by the large signal propagation delay of the comparator. TP2011's low propagation delay guarantees the high frequency oscillation.

If the inverted input (V_{C1}) is lower than the non-inverting input (V_A) , the output is high which charges C_1 through R_4 until V_{C1} is equal to V_A . The value of V_A at this point is

$$v_{A1} = \frac{v_{DD} \bullet R_2}{R_1 \parallel R_3 + R_2}$$

At this point the comparator switches pulling down the output to the negative rail. The value of V_A at this point is

$$v_{A2} = \frac{v_{DD} \bullet R_2 \parallel R_3}{R_1 + R_2 \parallel R_3}$$

If $R_1=R_2=R_3$, then $V_{A1}=2V_{DD}/3$, and $V_{A2}=V_{DD}/3$

The capacitor C_1 now discharges through R_4 , and the voltage V_C decreases till it is equal to V_{A2} , at which point the comparator switches again, bringing it back to the initial stage. The time period is equal to twice the time it takes to discharge C_1 from $2V_{DD}/3$ to $V_{DD}/3$. Hence the frequency is:

$$Freq = \frac{1}{2 \bullet ln2 \bullet R_4 \bullet C_1}$$

15

Ultra-Low Power 200nA, 1.6V, RRIO, Push-Pull Output Comparators




Figure 8. Relaxation Oscillator

Windowed Comparator

Figure 9. shows one approach to designing a windowed comparator using a single TP2012 chip. Choose different thresholds by changing the values of R1, R2, and R3. OutA provides an active-low undervoltage indication, and OutB gives an active-low overvoltage indication. ANDing the two outputs provides an active-high, power-good signal. When input voltage V_i reaches the overvoltage threshold V_{OH} , the OutB gets low. Once V_i falls to the undervoltage threshold V_{UH} , the OutA gets low. When V_{UH} < V_i < V_{OH} , the AND Gate gets high.

$$V_{OH} = V_r \bullet (R_1 + R_2 + R_3)/R_1$$

$$V_{UH} = V_r \cdot (R_1 + R_2 + R_3)/(R_1 + R_2)$$





Figure 9. Windowed Comparator


Package Outline Dimensions

SOT23-5 / SOT23-6




Package Outline Dimensions

SC-70-5 / SC-70-6 (SOT353 / SOT363)




Package Outline Dimensions

SO-8 (SOIC-8)



Package Outline Dimensions


MSOP-8



www.3peakic.com **19**

Package Outline Dimensions

SO-14 (SOIC-14)



Package Outline Dimensions

TSSOP-14

