

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



### **Vishay Siliconix**

## **Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V)	500				
R <sub>DS(on)</sub> (Ω)	$V_{GS} = 10 V$	0.85			
Q <sub>g</sub> (Max.) (nC)	39				
Q <sub>gs</sub> (nC)	10				
Q <sub>gd</sub> (nC)	19				
Configuration	Sing	le			



N-Channel MOSFET

#### FEATURES

- Halogen-free According to IEC 61249-2-21
  Definition
- Ultra Low Gate Charge
- Reduced Gate Drive Requirement
- Enhanced 30 V V<sub>GS</sub> Rating
- Reduced C<sub>iss</sub>, C<sub>oss</sub>, C<sub>rss</sub>
- Extremely High Frequency Operation
- Repetitive Avalanche Rated
- Compliant to RoHS Directive 2002/95/EC

#### DESCRIPTION

This new series of low charge Power MOSFETs achieve significantly lower gate charge then conventional Power MOSFETs. Utilizing the new LCDMOS (low charge device Power MOSFETs) technology, the device improvements are achieved without added product cost, allowing for reduced gate drive requirements and total system savings. In addition, reduced switching losses and improved efficiency are achievable in a variety of high frequency applications. Frequencies of a few MHz at high current are possible using the new low charge Power MOSFETs.

These device improvements combined with the proven ruggedness and reliability that characterize Power MOSFETs offer the designer a new power transistor standard for switching applications.

ORDERING INFORMATION						
Package	D <sup>2</sup> PAK (TO-263)	I <sup>2</sup> PAK (TO-262)				
Lead (Pb)-free and Halogen-free	SiHF840LCS-GE3	SiHF840LCL-GE3				
Lead (Pb)-free	IRF840LCSPbF	IRF840LCLPbF				
Lead (FD)-Iree	SiHF840LCS-E3	SiHF840LCL-E3				

Note

•

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_C = 25 \text{ °C}$ , unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V <sub>DS</sub>	500	V			
Gate-Source Voltage	V <sub>GS</sub>	± 30	v			
Continuous Drain Current	V <sub>GS</sub> at 10 V	$T_{C} = 25 \ ^{\circ}C$ $T_{C} = 100 \ ^{\circ}C$	1-	8.0		
$v_{GS}$ at 10 v $T_C = 100 \text{ °C}$			I <sub>D</sub>	5.1	A	
Pulsed Drain Current <sup>a, e</sup>	I <sub>DM</sub>	28				
Linear Derating Factor				1.0	W/°C	
Single Pulse Avalanche Energy <sup>b, e</sup>			E <sub>AS</sub>	510	mJ	
Avalanche Current <sup>a</sup>			I <sub>AR</sub>	8.0	А	
Repetiitive Avalanche Energy <sup>a</sup>			E <sub>AR</sub>	13	mJ	
Movimum Dower Dissinction	T <sub>C</sub> =	25 °C	D	125	w	
Maximum Power Dissipation T <sub>A</sub> = 25 °C			PD	3.1	vv	
Peak Diode Recovery dV/dt <sup>c, e</sup>			dV/dt	3.5	V/ns	
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	- 55 to + 150	- °C	
Soldering Recommendations (Peak Temperature)	for	10 s		300 <sup>d</sup>		

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Starting  $T_J = 25$  °C, L = 14 mH,  $R_g = 25 \Omega$ ,  $I_{AS} = 8.0$  A (see fig. 12).

c.  $I_{SD} \le 8.0$  Å, dl/dt  $\le 100$  Å/µs,  $V_{DD} \le V_{DS}$ ,  $T_J \le 150$  °C.

d. 1.6 mm from case.

e. Uses IRF840LC, SiHF840LC data and test conditions.

\* Pb containing terminations are not RoHS compliant, exemptions may apply

Document Number: 91068 S11-1050-Rev. C, 30-May-11 www.vishay.com

FREE

### Vishay Siliconix



THERMAL RESISTANCE RATINGS							
PARAMETER	UNIT						
Maximum Junction-to-Ambient (PCB Mounted, Steady-State) <sup>a</sup>	R <sub>thJA</sub>	-	40	°C/W			
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	1.0				

#### Note

a. When mounted on 1" square PCB (FR-4 or G-10 material).

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub>	$V_{GS} = 0, I_D = 250 \ \mu A$		-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference	Reference to 25 °C, I <sub>D</sub> = 1 mA <sup>c</sup>		0.63	-	V/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	2.0	-	4.0	V
Gate-Source Leakage	I <sub>GSS</sub>		V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Zara Cata Valtaga Drain Current	1	V <sub>DS</sub> =	= 500 V, V <sub>GS</sub> = 0 V	-	-	25	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> = 400 V	∕, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	250	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 4.8 A <sup>b</sup>	-	-	0.85	Ω
Forward Transconductance	<b>g</b> fs	V <sub>DS</sub> =	= 50 V, I <sub>D</sub> = 4.8 A <sup>b</sup>	4.0	-	-	S
Dynamic							
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 V,$ $V_{DS} = 25 V,$		-	1100	-	pF
Output Capacitance	Coss			-	170	-	
Reverse Transfer Capacitance	C <sub>rss</sub>	f = 1.	f = 1.0 MHz, see fig. 5 <sup>c</sup>		18	-	
Total Gate Charge	Qg			-	-	39	nC
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8.0 A, V <sub>DS</sub> = 400 V, see fig. 6 and 13 <sup>b, c</sup>	-	-	10	
Gate-Drain Charge	Q <sub>gd</sub>	_		-	-	19	
Turn-On Delay Time	t <sub>d(on)</sub>			-	12	-	
Rise Time	t <sub>r</sub>	- V <sub>DD</sub> =	250 V, I <sub>D</sub> = 8.0 A,	_	25	-	- ns
Turn-Off Delay Time	t <sub>d(off)</sub>	$R_g = 9.1 \Omega$ ,	$R_D = 30 \Omega$ , see fig. $10^{b, c}$	_	27	-	
Fall Time	t <sub>f</sub>			-	19	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET sym showing the		-	-	8.0	_
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>	•	integral reverse p - n junction diode		-	28	A
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	, $I_{S} = 8.0 \text{ A}, V_{GS} = 0 \text{ V}^{b}$	-	-	2.0	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T 05 00 1		-	490	740	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	$I_{\rm J} = 25$ °C, $I_{\rm F} =$	= 8.0 A, dl/dt = 100 A/µs <sup>b, c</sup>	-	3.0	4.5	μC
Forward Turn-On Time	t <sub>on</sub>	Intrinsic tu	rn-on time is negligible (turn	-on is dor	ninated b	$v L_s$ and	L <sub>D</sub> )

#### Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width  $\leq$  300 µs; duty cycle  $\leq$  2 %.

c. Uses SiHF840LC data and test conditions.

Document Number: 91068 S11-1050-Rev. C, 30-May-11



**Vishay Siliconix** 






Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



**Vishay Siliconix** 




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms





Fig. 12c - Maximum Avalanche Energy vs. Drain Current









Fig. 13b - Gate Charge Test Circuit

www.vishay.com 6 Document Number: 91068 S11-1050-Rev. C, 30-May-11

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





a. V<sub>GS</sub> = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?91068">www.vishay.com/ppg?91068</a>.

Document Number: 91068 S11-1050-Rev. C, 30-May-11 www.vishay.com

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix** 

Seating plane

### **TO-263AB (HIGH VOLTAGE)**

∕3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

$\begin{array}{c} & & & & & \\ & & & & \\ & & & & \\$										
	MILLIN	IETERS	INC	HES			MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A 4	0.00	0.25	0.000	0.010		Е	9.65	10.67	0.380	0.420
A1	0.00	0.25								
b A1	0.51	0.25	0.020	0.039		E1	6.22	-	0.245	-
			0.020 0.020	0.039 0.035		E1 e		- BSC	0.245 0.100	BSC
b	0.51	0.99						- BSC 15.88		- BSC 0.625
b b1	0.51 0.51	0.99 0.89	0.020	0.035		е	2.54		0.100	
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.045	0.035		e H	2.54 14.61	15.88	0.100 0.575	0.625
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.045 0.045	0.035 0.070 0.068		e H L	2.54 14.61 1.78	15.88 2.79	0.100 0.575 0.070	0.625 0.110
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.045 0.045 0.015	0.035 0.070 0.068 0.029		e H L L1	2.54 14.61 1.78 - -	15.88 2.79 1.65	0.100 0.575 0.070 -	0.625 0.110 0.066 0.070
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.045 0.045 0.015 0.015	0.035 0.070 0.068 0.029 0.023		e H L L1 L2	2.54 14.61 1.78 - -	15.88 2.79 1.65 1.78	0.100 0.575 0.070 - -	0.625 0.110 0.066 0.070

А

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.





www.vishay.com


1













				Г	Bas met
ting	<⊢ b	01, b3	3 →	/	
1					•
c 					c1 ∳
<u>.</u>		(b, b2	» —		
	 ,	(0, 02	-/ -		

Section B - B and C - C Scale: None

	MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190
A1	2.03	3.02	0.080	0.119
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
с	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
ECN: S-82 DWG: 597	442-Rev. A, 2 7	27-Oct-08		

	MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D	8.38	9.65	0.330	0.380
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54	BSC	0.100 BSC	
L	13.46	14.10	0.530	0.555
L1	-	1.65	-	0.065
L2	3.56	3.71	0.140	0.146

#### Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.

3. Thermal pad contour optional within dimension E, L1, D1, and E1.

4. Dimension b1 and c1 apply to base metal only.



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.