## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

## **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".


# 5821 AND 5822

## BiMOS II 8-BIT SERIAL-INPUT, LATCHED DRIVERS

A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The UCN5821A, UCN5821LW, UCN5822A, and UCN5822LW each have an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers. The UCN5821A/LW and UCN5822A/LW are identical except for rated output voltage.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

The UCN5821/22A are furnished in a standard 16-pin plastic DIP; the UCN5821/22LW are in a 16-lead wide-body SOIC for surface-mount applications. The UCN5821A is also available for operation from -40°C to +85°C. To order, change the prefix from 'UCN' to 'UCQ'.



Note the DIP package and the SOIC package are electrically identical and share common terminal number assignments.

## ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage, V <sub>OUT</sub> UCN5821A & UCN5821LW <b>50 V</b> UCN5822A & UCN5822LW <b>80 V</b>
Logic Supply Voltage, V <sub>DD</sub> <b>15 V</b>
Input Voltage Range,
$V_{IN}$ 0.3 V to $V_{DD}$ + 0.3 V
Continuous Output Current,
I <sub>OUT</sub> 500 mA
Package Power Dissipation, P <sub>D</sub>
Package Code 'A' 2.1 W
Package Code 'LW' 1.5 W
Operating Temperature Range,
T <sub>A</sub> 20°C to +85°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C


Caution: CMOS devices have input static protection but are susceptible to damage when exposed to extremely high static electrical charges.

#### **FEATURES**


- To 3.3 MHz Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic & Latches
- High-Voltage Current-Sink Outputs
- Automotive Capable

Always order by complete part number, e.g., **UCN5821A**.











Dwg. EP-010-4A

#### TYPICAL OUTPUT DRIVER



FUNCTIONAL BLOCK DIAGRAM



NOTE — There is an indeterminate resistance between logic ground and power ground. For proper operation, these terminals must be externally connected together.


Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN5821A Max. Allowable Duty Cycle at Ambient Temperature of								
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C				
8	90%	79%	72%	65%	57%				
7	100%	90%	82%	74%	65%				
6	100%	100%	96%	86%	76%				
5	100%	100%	100%	100%	91%				
4	100%	100%	100%	100%	100%				
3	100%	100%	100%	100%	100%				
2	100%	100%	100%	100%	100%				
1	100%	100%	100%	100%	100%				

Number of Outputs ON (I <sub>OUT</sub> = 200 mA	UCN58		ax. Allow ent Tempe	_	-
V <sub>DD</sub> = 12 V)	25°C	40°C	50°C	60°C	70°C
8	67%	59%	54%	49%	43%
7	77%	68%	62%	56%	49%
6	90%	79%	72%	65%	57%
5	100%	95%	86%	78%	68%
4	100%	100%	100%	98%	86%
3	100%	100%	100%	100%	100%
2	100%	100%	100%	100%	100%
1	100%	100%	100%	100%	100%



## ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V, (unless otherwise specified).

				Limits			
Characteristic	Symbol	Test Conditions	Min.	Max.	Units		
Output Leakage	I <sub>CEX</sub>	UCN5821A/LW, V <sub>OUT</sub> = 50 V	-	50	μΑ		
Current		UCN5822A/LW, V <sub>OUT</sub> = 80 V	_	50	μА		
		UCN5821A/LW, V <sub>OUT</sub> = 50 V, T <sub>A</sub> = +70°C	_	100	μА		
		UCN5822A/LW, V <sub>OUT</sub> = 80 V, T <sub>A</sub> = +70°C	_	100	μΑ		
Collector-Emitter	V <sub>CE(SAT)</sub>	I <sub>OUT</sub> = 100 mA	_	1.1	V		
Saturation Voltage		I <sub>OUT</sub> = 200 mA	_	1.3	V		
		$I_{OUT} = 350 \text{ mA}, V_{DD} = 7.0 \text{ V}$	_	1.6	V		
Input Voltage	V <sub>IN(0)</sub>		_	0.8	V		
	V <sub>IN(1)</sub>	V <sub>DD</sub> = 12 V	10.5	_	V		
		V <sub>DD</sub> = 5.0 V	3.5	_	V		
Input Resistance	r <sub>IN</sub>	V <sub>DD</sub> = 12 V	50	_	kΩ		
		V <sub>DD</sub> = 5.0 V	50	_	kΩ		
Supply Current	I <sub>DD(ON)</sub>	One Driver ON, V <sub>DD</sub> = 12 V	_	4.5	mA		
		One Driver ON, V <sub>DD</sub> = 10 V	_	3.9	mA		
		One Driver ON, V <sub>DD</sub> = 5.0 V	_	2.4	mA		
	I <sub>DD(OFF)</sub>	V <sub>DD</sub> = 5.0 V, All Drivers OFF, All Inputs = 0 V	_	1.6	mA		
		V <sub>DD</sub> = 12 V, All Drivers OFF, All Inputs = 0 V		2.9	mA		



Dwg. No. A-12,627

## TIMING CONDITIONS $(V_{DD} = 5.0 \text{ V}, T_A = +25^{\circ}\text{C}, \text{Logic Levels are } V_{DD} \text{ and Ground})$

Α.	Minimum Data Active Time Before Clock Pulse	
	(Data Set-Up Time)	75 ns
В.	Minimum Data Active Time After Clock Pulse	
	(Data Hold Time)	75 ns
C.	Minimum Data Pulse Width	. 150 ns
D.	Minimum Clock Pulse Width	. 150 ns
E.	Minimum Time Between Clock Activation and Strobe	30 ns
F.	Minimum Strobe Pulse Width	.100 ns
G.	Typical Time Between Strobe Activation and	
	Output Transition	<b>1.0</b> μ <b>s</b>

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

#### **TRUTH TABLE**


Serial			hift	Regi	ster Cont	ents	Serial	Otro In a		Lat	ch C	ontents	0	Output Contents					
Data Input	Clock Input	l	l <sub>2</sub>	l <sub>3</sub>		I <sub>8</sub>	Data Strobe — Output Input		l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>	l <sub>8</sub>	Output Enable	l <sub>1</sub>	l <sub>2</sub>	l <sub>3</sub>		I <sub>8</sub>	
Н	۲	Н	R <sub>1</sub>	R <sub>2</sub>		R <sub>7</sub>	R <sub>7</sub>												
L	卜	L	R <sub>1</sub>	$R_2$		R <sub>7</sub>	R <sub>7</sub>												
Х	니	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>		R <sub>8</sub>	R <sub>8</sub>												
		Х	Χ	Χ		Χ	Х	L	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>8</sub>							
		P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>8</sub>	P <sub>8</sub>	Н	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>	P <sub>8</sub>	L	P <sub>1</sub>	P <sub>2</sub>	P <sub>3</sub>		P <sub>8</sub>	
									Χ	X	X	X	Н	Н	Н	Н		Н	

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State




#### UCN5821A and UCN5822A Dimensions in Inches

(controlling dimensions)



## Dimensions in Millimeters





NOTES: 1. Lead thickness is measured at seating plane or below.


- 2. Lead spacing tolerance is non-cumulative.
- 3. Exact body and lead configuration at vendor's option within limits shown.

#### UCN5821LW and UCN5822LW

Dimensions in Inches (for reference only)










Dwg. MA-008-16A in

## **Dimensions in Millimeters** (controlling dimensions)







Dwg. MA-008-16A mm

NOTES: 1. Lead spacing tolerance is non-cumulative.

2. Exact body and lead configuration at vendor's option within limits shown.



The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

## POWER INTERFACE DRIVERS

Function	Ratings*	Part Number <sup>†</sup>							
SERIAL-INPUT LATCHED DRIVERS									
8-Bit (saturated drivers)	-120 mA	50 V‡	5895						
8-Bit	350 mA	50 V	5821						
8-Bit	350 mA	80 V	5822						
8-Bit	350 mA	50 V‡	5841						
8-Bit	350 mA	80 V‡	5842						
8-Bit (constant-current LED driver)	75 mA	17 V	6275						
8-Bit (DMOS drivers)	250 mA	50 V	6595						
8-Bit (DMOS drivers)	350 mA	50 V‡	6A595						
8-Bit (DMOS drivers)	100 mA	50 V	6B595						
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6809/10						
12-Bit (active pull-downs)	-25 mA	60 V	5811 and 6811						
16-Bit (constant-current LED driver)	75 mA	17 V	6276						
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812						
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818						
32-Bit	100 mA	30 V	5833						
32-Bit (saturated drivers)	100 mA	40 V	5832						
PARALLEI	L-INPUT LATCHED	DRIVERS							
4-Bit	350 mA	50 V‡	5800						
8-Bit	-25 mA	60 V	5815						
8-Bit	350 mA	50 V‡	5801						
8-Bit (DMOS drivers)	100 mA	50 V	6B273						
8-Bit (DMOS drivers)	250 mA	50 V	6273						
SPECIAL-PURPOSE DEVICES									
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804						
Addressable 8-Bit Decoder/DMOS Driver	250 mA	50 V	6259						
Addressable 8-Bit Decoder/DMOS Driver	essable 8-Bit Decoder/DMOS Driver 350 mA 50 V‡ 6A259								
Addressable 8-Bit Decoder/DMOS Driver 100 mA 50 V 6B259									
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817						

<sup>\*</sup> Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.



<sup>†</sup> Complete part number includes additional characters to indicate operating temperature range and package style.

<sup>‡</sup> Internal transient-suppression diodes included for inductive-load protection.