

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# Audio digital delay (KARAOKE echo)

## BU9252S / BU9252F

The BU9252S and BU9252F are digital delays specifically for Karaoke systems. Each has an internal sample hold circuit, an 8-bit A / D and D / A converter and 2kB SRAM, and allows for the selection of one of eight delay times just by attaching an inexpensive ceramic resonator.

A digital echo system can be formed by using either of these ICs together with the BA7725S or BA7725FS.

●Applications


Karaoke echo system

Electronic circuits that require signal delays

●Features

- |   |  |
|---|--|
| 1) Internal digital delay circuit.  | 4) Internal 8-bit D / A converter.                                     |
| 2) Internal 8-bit A / D converter. Sample rate. (14.22kHz when $f_{osc} = 455\text{kHz}$ ). | 5) CMOS design for low power consumption.                              |
| 3) Internal 2k bytes data SRAM.   | 6) Internal sample hold circuit.                                       |
|   | 7) Internal feedback resistors and capacitors for oscillator circuits. |

●Block diagram



## ●Pin descriptions

Pin No.	Pin name	Function	Pin No.	Pin name	Function
1	S / H	For attaching sample-and-hold capacitor	10	OSCO	Oscillator pin 2
2	A <sub>IN</sub>	Analog input	11	OSCI	Oscillator pin 1
3	AGND	Analog circuit ground	12	TDO1	Test pin (output)
4	A <sub>OUT</sub>	Analog output	13	TDO0	Test pin (output)
5	AV <sub>DD</sub>	Analog circuit power supply	14	TDIN	Test pin (input)
6	DCNT0	Delay setting input	15	TST2	Test mode setting
7	DCNT1	Delay setting input	16	TST1	Test mode setting
8	DCNT2	Delay setting input	17	TST0	Test mode setting
9	GND	Digital circuit ground	18	V <sub>DD</sub>	Digital circuit power supply

●Input / output circuits

Pin name	Pin No.	Internal equivalent circuit	Pin name	Pin No.	Internal equivalent circuit
S / H	1		OSCI OSCO	11 10	
A <sub>IN</sub>	2				
TDIN DCNT0 DCNT1 DCNT2	14 6 7 8				
TDO0 TDO1	13 12		A <sub>OUT</sub>	4	
TST0 TST1 TST2	17 16 15				

● Absolute maximum ratings (Ta = 25°C)

Parameter	Symbol	Limits	Unit
Power supply voltage	V <sub>DD</sub>	- 0.3 ~ + 7.0	V
Power dissipation	BU9252S	Pd	mW
	BU9252F		
		450* <sup>2</sup>	
Storage temperature	T <sub>stg</sub>	- 55 ~ + 125	°C
Input voltage	V <sub>IN</sub>	- 0.3 ~ V <sub>DD</sub> + 0.3	V
Output voltage	V <sub>OUT</sub>	- 0.3 ~ V <sub>DD</sub> + 0.3	V

\*1 IC only. Reduce by - 6mW / °C for each in Ta of 1°C over 25°C.

\*2 IC only. Reduce by - 4.5mW / °C for each in Ta of 1°C over 25°C.

● Recommended operating conditions

Parameter	Symbol	Limits	Unit
Power supply voltage	V <sub>DD</sub>	4.5 ~ 5.5	V
Analog power supply voltage	AV <sub>DD</sub>	V <sub>DD</sub>	V
Input "L" voltage	V <sub>IL</sub>	0.0 ~ 0.2V <sub>DD</sub>	V
Input "H" voltage	V <sub>IH</sub>	0.8V <sub>DD</sub> ~ V <sub>DD</sub>	V
Analog input voltage	V <sub>AIN</sub>	0 ~ AV <sub>DD</sub>	V
Clock frequency	f <sub>OSC</sub>	200 ~ 1000	kHz
Operating temperature	T <sub>opr</sub>	- 10 ~ + 70	°C

● Electrical characteristics (unless otherwise noted, Ta = 25°C, V<sub>DD</sub> = AV<sub>DD</sub> = 5V)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Conditions
Supply current	I <sub>DD</sub>	—	3.5	12	mA	V <sub>AIN</sub> = AV <sub>DD</sub> , f <sub>OSC</sub> = 455kHz
Analog output current	I <sub>AOUT</sub>	1	4	—	mA	V <sub>AOUT</sub> = 1V, V <sub>AIN</sub> = 0V
		0.3	0.8	—	mA	V <sub>AOUT</sub> = 0.5V <sub>DD</sub> , V <sub>AIN</sub> = V <sub>DD</sub>
Analog input impedance	R <sub>AIN</sub>	12	25	60	kΩ	*
A / D to D / A precision	RES	—	2	—	LSB	
OSCO output "L" voltage	V <sub>LOSC</sub>	—	0.6	1.2	V	I <sub>OL</sub> = 100μA
OSCO output "H" voltage	V <sub>HOSC</sub>	3.8	4.4	—	V	I <sub>OH</sub> = - 100μA
OSCI feedback loop current	I <sub>OSCI</sub>	1	6	20	μA	V <sub>OSCI</sub> = V <sub>DD</sub>
Oscillation capacity	—	—	150	—	pF	

\* The bias circuit is impedance.


●Circuit operation

(1) External capacitor for signal input pin

Audio signals compressed by the BA7725S or BA7725FS have their DC component removed by an AC coupling capacitor and are then input to pin 2 of BU9252S or BU9252F. At this stage, level deviations occur because the input signal is capacitor-divided by this AC coupling capacitor C28 and by sampling hold capacitor C27 connected to pin 1.

To prevent this, make sure that C27 is much lower than C28.

(Note: The numbers of external components are the numbers used in the system application example.)



The sample-held analog signal is converted to digital by the serial 8-bit A / D converter and then temporarily stored in the internal SRAM (2k bytes).

(2) Relationship between oscillation frequency (CLK) and delay time

Sample rate  $F = f_{osc} / 32$  ( $f_{osc}$ : oscillation frequency)

$$F = 14.22\text{kHz at } f_{osc} = 455\text{kHz}$$

Sample period  $T = 1 / F$


Delay time  $D_{time} = T \times \text{number of counts}$

The delay time can be set to any of the eight settings shown below by setting the logic inputs of terminals DCNT0 through DCNT2.

Logic input			Count	Delay time (ms) (when $f_{osc} = 455\text{kHz}$ )
DCNT1	DCNT2	DCNT0	BU9252S / F	BU9252S / F
0	0	0	256	18.00
0	0	1	512	36.01
0	1	0	768	54.01
0	1	1	1024	72.02
1	0	0	1280	90.02
1	0	1	1536	108.03
1	1	0	1792	126.03
1	1	1	2048	144.04

(3) Delay timer settings

The delay time (i.e., the length of time the signal is stored in the SRAM) can be set to any of eight settings between the maximum and minimum delay times by setting pins 6, 7 and 8 to the combination of logic signal inputs that results in the corresponding number of counts. The maximum and minimum delay times are determined by the oscillation frequency of the attached ceramic resonator.




C : Delay time (ms)

Maximum and minimum delay times when using 300kHz, 375kHz and 455kHz ceramic oscillators

Delay time (ms)					
300kHz		375kHz		455kHz	
Max.	Min.	Max.	Min.	Max.	Min.
218.45	27.30	174.76	21.85	144.04	18.00

(4) Peripheral components of the ceramic oscillator  
 An oscillator circuit can be configured simply by attaching a 455kHz ceramic resonator.



●External dimensions (Units: mm)

