

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

- Flatlink[™] Interface Utilizes Low Power Differential Signalling(LVDS)
- Suitable for Notebook Application
- XGA Resolution
- Six Bit System Interface
- Support Mainstream Data and Gate Drivers
- Optional Configurable Pins

description


- Low Voltage CMOS 3.3-V Technology
- 65 MHz Phase-Lock Input
- 100-pin TQFP Package for Compact LCD Module
- Tolerates 4 kV HBM ESD for LVDS Pins and 2 kV HBM for Others
- Improved Jitter Tolerance

The SN75LVDS88B (LVDS panel timing controller) integrates a Flatlink[™] signal interface with a TFT LCD timing controller. It resides in the LCD panel and provides interface between the graphic controller and a TFT LCD panel.

The SN75LVDS88B accepts host data through 3 pairs of inputs (18-bits) making up the LVDS bus, which is a low-EMI high-throughput interface. SN75LVDS88B then reformats the received image data into a specific data format and synchronous timing suitable for driving LCD panel column and row drivers. This device supports XGA resolution.

The SN75LVDS88B is easily configured by several selection terminals and is equipped with default timing specifications to support mainstream gate and source drivers on the market.

block diagram





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Flatlink is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

pin assignment

GNDD SHTDN VDDD MODE1 NC VSS VSS VSS POLEN VDDA GNDA GNDA NC NC TEST1 CLKP CLKM AOM A2N ЯS A2 Ao Ł Ł MODE2 11 75 🗆 VDD TP1 C 2 74 3 73 🗅 VSS VSS 🗆 4 72 OB0(OR0) STV 5 71 OE1 70 OB1(OR1) 6 REV_E 7 69 OB2(OR2) VDD [8 68 🛛 VSSIO REV_O 67 🗘 OB3(OR3) 9 OE2 □ 10 66 🛛 OB4(OR4) TP2 🗆 11 65 VS<u>SIO</u> □ CLK □ 12 64 OB5(OR5) 13 SN75LVDS88B OG0 63 VDDIO [14 62 TEST2 □ 🗆 OG1 15 61 ER5(EB5) 🗅 OG2 16 60 VSSIÓ 🗆 🗅 VDDIO 17 59 ER4(EB4) 58 🗋 OG3 18 57 🗋 OG4 ER3(EB3) [19 VDDIO 20 56 ER2(EB2) 21 55 🗆 OG5 ER1(EB1) [22 VSSIO [23 54 OR0(OB0) 53 VDDIO ER0(EB0) EG5 24 25 52 OR1(OB1) 51 OR2(OB2) OR5(OB3) [VSSIO [OR4(OB4)] OR3(OB3)

TQFP PACKAGE (TOP VIEW)



SN75LVDS88B TFT LCD PANEL TIMING CONTROLLER WITH LVDS INTERFACE SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

Terminal Functions

| TER | TERMINAL | | | | |
|----------------------|--|-----|--|--|--|
| NAME NO. | | I/O | DESCRIPTION | | |
| A0M/A0P | 81,82 | Ι | Flatlink 1 st data pair | | |
| A1M/A1P | 83, 84 | Ι | Flatlink 2 nd data pair | | |
| A2M/A2P | 85, 86 | Ι | Flatlink 3 rd data pair | | |
| CLK | 44 | 0 | CD bus clock | | |
| CLK | 13 | 0 | CD bus clock (180 degree out of phase) | | |
| CLKM/CLKP | 87, 88 | Ι | Flatlink clock pair | | |
| CPV | 3 | 0 | Gate driver clock | | |
| DBS | 97 | Ι | Data bus sequence | | |
| EPOL | 42 | 0 | Even RGB data stream polarity indicator | | |
| ER0ER5 (EB0)(EB5) | 24, 22, 21, 19, 18, 16 | 0 | Even red (blue) data bus, controlled by DBS Pin, 0 = red, 1 = blue | | |
| (ER0)(ER5) EB0EB5 | 41,39,38 36,35,33 | 0 | Even blue (red) data bus, controlled by DBS Pin, 0 = blue, 1 = red | | |
| GND1 | 91 | Р | PLL ground for LVDS | | |
| MODE1 | 99 | I | Default timing selection pin 1 | | |
| MODE2 | 1 | Ι | Default timing selection pin 2 | | |
| NC | 76, 77, 89, 90, 98 | NC | NC terminals | | |
| OE1, OE2 | 6, 10 | 0 | Gate driver output enable | | |
| OG0OG5 | 63, 61, 60, 58, 57, 55 | 0 | Odd green data bus | | |
| OPOL | 74 | 0 | Odd RGB data stream polarity indicator | | |
| OR0OR5 (OB0)(OB5) | 54, 52, 51, 50, 49, 47 | 0 | Odd red (blue) data bus, controlled by DBS Pin, 0 = red, 1 = blue | | |
| (OR0)(OR5) OB0OB5 | 72, 70, 69 67, 66, 64 | 0 | Odd blue (red) data bus, controlled by DBS Pin, 0 = blue, 1 = red | | |
| POLEN | 95 | Ι | Output data polarity control enable /disable | | |
| REV_E | 7 | 0 | CD line/dot inversion control signal | | |
| REV_O | 9 | 0 | CD line/dot inversion control signal (180 degree of phase) | | |
| RSTZ | 93 | Ι | Reset, active low | | |
| SHTDN | 79 | Ι | System shutdown control, active low | | |
| SP | 46 | 0 | Data bus starting pulse | | |
| STV | 5 | 0 | Gate driver starting pulse | | |
| TEST1, TEST2 | 100, 15 | Ι | Test points [†] | | |
| TP1, TP2 | 2, 11 | 0 | CD output control signal | | |
| VDDA | 94 | Р | PLL power for LVDS | | |
| GNDA | 92 | Р | Analog ground for LVDS | | |
| VDDD | 78 | Р | Digital power supply for LVDS | | |
| GNDD | 80 | Р | Digital power ground for LVDS | | |
| VDD | 8,71,75 | Р | Digital power | | |
| VSS | 4,73,96 | Р | Digital ground | | |
| VDDIO | 14, 20, 28, 34, 40, 45, 53, 59, 65 | Ρ | I/O power | | |
| VSSIO | 12, 17, 23, 31, 37, 43, 48, 56, 62, 68 | Ρ | I/O ground | | |

[†] Terminals must be connected to ground.

SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

options

output control

| PIN NAME | PIN NO. | INTERNAL CONNECTION | | DESCRIPTION |
|----------------|---------|---------------------|-----------|---|
| | | REQUIRED | SUGGESTED | DESCRIPTION |
| MODE1 MODE2 | 99 1 | Pullup Pulldown | | Default timing selection pin 1 Default timing selection pin 2 |
| POLEN | 95 | Pulldown | | 0 = Output data reverse disable 1 = Output data reverse enable |
| DBS | 97 | 97 Pulldown | | Data bus sequence 0 = normal (RGB) 1 = reverse (BGR) |

NOTE: NC pin 76 is internally pulldown and NC pins 77 and 98 are internally pullup.

absolute maximum ratings over operating free-air temperature (unless otherwise noted)[†]

| Supply voltage range, V _{CC} ‡ | –0.5 V to 4 V |
|--|-----------------------------------|
| Voltage range at any terminal | –0.5 V to V _{CC} + 0.5 V |
| Continuous power dissipation | |
| Storage temperature range, T _{stg} | –65°C to 150°C |
| Electrostatic discharge: Class 3 A | 4 kV |
| | 200 V |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to the GND terminals unless otherwise noted.

DISSIPATION RATING TABLE

| PACKAGE | T _A ≤ 25°C POWER RATING | OPERATING FACTOR [§] ABOVE T _A = 25°C | T _A = 70°C POWER RATING | | |
|---------|---------------------------------------|--|---------------------------------------|--|--|
| PFD | 1.548 W | 12 mW | 1.012 W | | |
| RDD | 1.089 W | 8.4 mW | 0.712 W | | |

§ This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.



SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

recommended operating conditions

| | | MIN | NOM | MAX | UNIT |
|---|-------|----------------------|-----|----------------------------|------|
| Supply voltage, V _{CC} | | 3 | 3.3 | 3.6 | V |
| High-level input voltage, VIH | 2 | | | V | |
| Low-level input voltage, VIL | SHTDN | | | 0.8 | v |
| Agnitude of differential input voltage, VID | | | | 0.6 | V |
| Common–mode input voltage, VIC | | $\frac{ V_{ID} }{2}$ | 2 | $2.4 - \frac{ V_{1D} }{2}$ | V |
| Operating free-air temperature, TA | 0 | | 70 | °C | |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | түр† | MAX | UNIT |
|-----------|---|---|------|------|-----|------|
| V_{IT+} | Positive-going differential input voltage threshold | | | | 100 | mV |
| VIT- | Negative-going differential input voltage threshold | | -100 | | | mV |
| | | Disabled, all inputs to ground | | | 360 | μA |
| | | Enabled, AnP at 1 V and AnM at 1.4 V, $t_{\rm C}$ = 15.38 ns | | 80 | | |
| ICC (| Current (average) | Enabled, $C_L = 8 \text{ pF}$, Grayscale pattern , $t_C = 15.38 \text{ ns}$ | | 100 | | mA |
| | | Enabled, $C_L = 8 \text{ pF}$, Worst-case pattern, $t_C = 15.38 \text{ ns}$ | | 120 | | |
| IIН | High-level input current (SHTDN) | V _{IH} = V _{CC} | | | ±20 | μA |
| կլ | Low-level input current (SHTDN) | $V_{IL} = 0 V$ | | | ±20 | μA |
| IIN | Input current (A inputs) | $0 \text{ V} \leq \text{V}_{I} \leq 2.4 \text{ V}$ | | | ±20 | μA |
| IOZ | High-impedance output current | $V_{O} = 0 V \text{ or } V_{CC}$ | | | ±10 | μΑ |

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. [‡] The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for the negative-going input voltage threshold only.

timing requirements

| | | MIN | TYP | MAX | UNIT |
|---------------------------------|---------------------------|------|-----|-------|------|
| t _C § | Input clock period | 14.7 | | 31.25 | ns |
| t _{su} /t _h | Input set up or hold time | 550 | | | ps |

 t_c is defined as the mean duration of a minimum of 32,000 clock periods.

output buffer rating

| | MIN | TYP | MAX | UNIT |
|---|-----|-----|-----|------|
| STV, SP | | 4 | | mA |
| CLK, CLK | | 8 | | mA |
| CLK, CLK Data bus and remaining outputs | | 4 | | mA |



SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

switching characteristics

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--|-----|-----|-----|------|
| ^t dr1 | Input clock rising to output clock rising delay | | 10 | | 40 | ns |
| ^t df1 | Input clock rising to output clock falling delay | | 10 | | 40 | ns |
| ^t su1 | Data setup time, E/O RGB to CLK↑ | | 10 | | 20 | ns |
| ^t h1 | Data hold time, CLK [↑] to E/O RGB | | 10 | | 20 | ns |
| ^t (RSKM) | Receiver input skew margin, See Note 1 | $t_{\rm C}$ = 15.38 ns (±0.2%), Input clock jitter < 50 ps, See Note 2 | 550 | 700 | | ps |
| t _{en} | Enable time, SHTDN to phase lock | | | 1 | | ms |
| ^t dis | Disable time, SHTDN to off state | | | 250 | | ns |
| ^t su2 | SP setup time | | 10 | | 20 | ns |
| ^t h2 | SP pulse hold time | C _{sp} = 10 pF | 10 | | 20 | ns |

NOTES: 1. tRSKM is the timing margin available to allocate to the transmitter and interconnection skews and clock jitter. The value of this

parameter at clock periods other than 15.38 ns can be calculated from $t_{RSKM} = \frac{t_c}{14}$ -300 ps.

2. |Input clock jitter | is the magnitude of the change in the input clock period.






Figure 1. Output Setup and Hold Time



PARAMETER MEASUREMENT INFORMATION

reference timing diagrams




Figure 2. Typical Output Waveform



PARAMETER MEASUREMENT INFORMATION

functional description

Flatlink

The core of the Flatlink is TIs original 86A LVDS receiver, which has three data channels for the 18-bit color plus one clock channel.

data alignment

The data alignment block supports dual bus, dual port column driver configuration. When interfacing a 2-port column driver, the controller arranges pixels in odd and even order, then distributes them to odd and even buses and each connects to either of the driver ports. Under this setup, the controller outputs one clock, one or two data polarities (depends on driver), and one inverse (support line inversion) signal to the drivers.

output formatting

The output formatting provides several functions to reduce EMI, noise, and timing delay arrangement. These functions are controllable through some optional pins. See the registers and options section for reference.

• Reverse Polarity Generation

When enabled, this function generates polarity indication signals. This occurs when the number of transitions in the output data bus exceeds 18-bits compared to the previous output under normal polarity. The polarity signal will be active and the output will be the opposite polarity to reduce transition.

• Line Inversion

When enabled, the REV_O and REV_E terminals will output the same line inversion control signals but in opposite polarities.

timing control

Horizontal Starting pulses

ESP and OSP terminals are used as the horizontal starting pulses output pins. Their outputs are one HCLK period ahead of the RGB data stream

Horizontal Clock

ECLK and OCLK terminals are responsible for the clock pulses, based on the XGA resolution when its frequency is at 32.5 MHz.

• **CD Data Latch Pulse** TP1 and TP2 provide the column driver input latch and output enable signals.

Gate Driver Clock

The CPV terminal output the clock pulses to the gate drivers as the horizontal sync timing in its CRT counter part.

Gate Driver Starting Pulse

The vertical starting pulse automatically generates at the start of every frame.

• Gate Driver Output Enable

The OE1 and OE2 terminals provide the gate output enable signals.



PARAMETER MEASUREMENT INFORMATION

functional description (continued)

vertical/horizontal reference generator

This block provides vertical and horizontal reference points for timing control. Vsync, Hsync, and ENAB signals, along with the auto detection function, determine when the video from the host is valid.

power-up procedure

Due to the uncertainty of registers and counters in the driver, SN75LVDS88B combines the input from both reset and Vsync to blank the output and simultaneously resets the content of drivers (see Figure 3).






Figure 3. Reset Waveform

It is recommended that the following circuit be used to ensure the device is reset for more than 5 ms after power up.












SLLS407C - FEBRUARY 2000 - REVISED MAY 2001

MECHANICAL DATA

PFD (S-PQFP-G100)

PowerPAD[™] PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by attaching an external heatsink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments Incorporated.


MECHANICAL DATA

MPQF080-NOVEMBER 1998

MECHANICAL DATA

RDD (S-PQFP-G100)

PowerPAD[™] PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. The package thermal performance may be enhanced by attaching an external heatsink to the thermal pad. This pad is electrically and thermally connected to the backside of the die and possibly selected leads.
- E. Falls within JEDEC MS-026

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg_info.htm PowerPAD is a trademark of Texas Instruments Incorporated.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products. www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2001, Texas Instruments Incorporated