

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



MULTI-RATE SONET/SDH CDR IC WITH LIMITING AMPLIFIER

Features

High-speed clock and data recovery device with integrated limiting amp:

- Supports OC-48/12/3, STM-16/4/1, Gigabit Ethernet, and 2.7 Gbps FEC
- DSPLL™ technology
- Low power—400 mW (Si5022) 528 mW (Si5023)
- Small footprint: 5 x 5 mm
- Bit error rate alarm
- Reference and referenceless operation supported
- Jitter generation 3.0 mUI_{rms} (TYP)
- Loss-of-signal level alarm
- Data slicing level control
- 10 mV_{PP} differential sensitivity
- 2.5 V (Si5022) or 3.3 V (Si5023) supply

Applications

- SONET/SDH/ATM routers
- Add/drop multiplexers
- Digital cross connects
- Gigabit Ethernet interfaces
- SONET/SDH test equipment
- Optical transceiver modules
- SONET/SDH regenerators
- Board level serial links

Description

The Si5022/23 is a fully-integrated, high-performance limiting amp and clock and data recovery (CDR) IC for high-speed serial communication systems. It derives timing information and data from a serial input at OC-48/12/3, STM-16/4/1, or Gigabit Ethernet (GbE) rates. Support for 2.7 Gbps data streams is also provided for OC-48/STM-16 applications that employ forward error correction (FEC). Use of an external reference clock is optional. Silicon Laboratories® DSPLL™ technology eliminates sensitive noise entry points, thus making the PLL less susceptible to board-level interaction and helping to ensure optimal jitter performance.

The Si5022/23 represents a new standard in low jitter, low power, small size, and integration for high-speed LA/CDRs. It operates from either a 3.3 V (Si5023) or 2.5 V (Si5022) supply over the industrial temperature range (–40 to 85 °C).

Functional Block Diagram






TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
Electrical Specifications	5
Typical Application Schematic	12
Functional Description	13
Limiting Amplifier	13
DSPLL™	13
Multi-Rate Operation	13
Operation Without an External Reference	13
Operation With an External Reference	14
Lock Detect	14
Lock-to-Reference	14
Loss-of-Signal	14
Bit Error Rate (BER) Detection	15
Data Slicing Level	15
PLL Performance	15
RESET/DSPLL Calibration	17
Clock Disable	17
Data Squelch	17
Device Grounding	17
Bias Generation Circuitry	17
Voltage Regulator	18
Differential Input Circuitry	18
Differential Output Circuitry	20
Pin Descriptions: Si5022/23	21
Ordering Guide	24
Package Outline	25
Document Change List	26
Contact Information	28



Si5022/Si5023

Detailed Block Diagram



Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min ¹	Typ	Max ¹	Unit
Ambient Temperature	T_A		-40	25	85	°C
Si5022 Supply Voltage ²	V_{DD}		2.375	2.5	2.625	V
Si5023 Supply Voltage ²	V_{DD}		3.135	3.3	3.465	V

Notes:

- All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise stated.
- The Si5022/23 specifications are guaranteed when using the recommended application circuit (including component tolerance) of "Typical Application Schematic" on page 12.




Figure 1. Differential Voltage Measurement (DIN, REFCLK, DOUT, CLKOUT)




Figure 2. Clock to Data Timing




Figure 3. DOUT and CLKOUT Rise/Fall Times





Figure 4. PLL Acquisition Time




Figure 5. LOS Response Time

Si5022/Si5023

Table 2. DC Characteristics

($V_{DD} = 2.5\text{ V} \pm 5\%$ for Si5022 or $3.3\text{ V} \pm 5\%$ for Si5023, $T_A = -40$ to $85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current ¹ FEC (2.7 GHz) OC-48 GbE OC-12 OC-3	I_{DD}		—	163 160 165 170 180	174 170 175 180 187	mA
Power Dissipation FEC (2.7 GHz) OC-48 GbE OC-12 OC-3	P_D	$V_{DD} = 2.5\text{ V} (\pm 5\%)$	—	407 400 412 425 450	457 420 460 472 490	mW
Power Dissipation FEC (2.7 GHz) OC-48 GbE OC-12 OC-3	P_D	$V_{DD} = 3.3\text{ V} (\pm 5\%)$	—	538 528 544 560 595	603 554 605 624 648	mW
Common Mode Input Voltage (DIN) ²	V_{ICM}	See Figure 13	1.40	1.50	1.60	V
Common Mode Input Voltage (REFCLK) ²	V_{ICM}	See Figure 12	1.90	2.10	2.30	V
DIN Single-ended Input Voltage Swing ²	V_{IS}	See Figure 1A	10	—	500	mV
DIN Differential Input Voltage Swing ²	V_{ID}	See Figure 1B	10	—	1000	mV
REFCLK Single-ended Input Voltage Swing ²	V_{IS}	See Figure 1A	200	—	750	mV
REFCLK Differential Input Voltage Swing ²	V_{ID}	See Figure 1B	200	—	1500	mV
Input Impedance (DIN)	R_{IN}	Line-to-Line	84	100	116	Ω
Differential Output Voltage Swing (DOUT)	V_{OD}	100 Ω Load Line-to-Line	700	800	900	mV _{PP}
Differential Output Voltage Swing (CLKOUT)	V_{OD}	100 Ω Load Line-to-Line	700	800	900	mV _{PP}
Output Common Mode Voltage (Si5022) (DOUT,CLKOUT)	V_{OCM}	100 Ω Load Line-to-Line	1.60	1.80	2.35	V
Output Common Mode Voltage (Si5023) (DOUT)	V_{OCM}	100 Ω Load Line-to-Line	1.85	1.95	2.00	V
Output Common Mode Voltage (Si5023) (CLKOUT)	V_{OCM}	100 Ω Load Line-to-Line	1.75	1.80	1.90	V
Output Impedance (DOUT,CLKOUT)	R_{OUT}	Single-ended	84	100	116	Ω
Input Voltage Low (LVTTTL Inputs)	V_{IL}		—	—	.8	V
Notes:						
1. No load on LVTTTL outputs.						
2. These inputs may be driven differentially or single-endedly. When driven single-endedly, the unused input must be ac coupled to ground.						

Table 2. DC Characteristics (Continued) $(V_{DD} = 2.5\text{ V} \pm 5\%$ for Si5022 or $3.3\text{ V} \pm 5\%$ for Si5023, $T_A = -40$ to $85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Voltage High (LVTTL Inputs)	V_{IH}		2.0	—	—	V
Input Low Current (LVTTL Inputs)	I_{IL}		—	—	10	μA
Input High Current (LVTTL Inputs)	I_{IH}		—	—	10	μA
Input Impedance (LVTTL Inputs)	R_{IN}		10	—	—	$\text{k}\Omega$
LOS_LVL, BER_LVL, SLICE_LVL Input Impedance	R_{IN}		75	100	125	$\text{k}\Omega$
Output Voltage Low (LVTTL Outputs)	V_{OL}	$I_O = 2\text{ mA}$	—	—	0.4	V
Output Voltage High (LVTTL Outputs)	V_{OH}	$I_O = 2\text{ mA}$	2.0	—	—	V

Notes:

1. No load on LVTTL outputs.
2. These inputs may be driven differentially or single-endedly. When driven single-endedly, the unused input must be ac coupled to ground.

Table 3. AC Characteristics (Clock and Data) $(V_{DD} = 2.5\text{ V} \pm 5\%$ for Si5022 or $3.3\text{ V} \pm 5\%$ for Si5023, $T_A = -40$ to $85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Output Clock Rate	f_{CLK}		.154	—	2.7	GHz
Output Clock Rise Time—OC-48	t_R	Figure 3 on page 6	—	70	90	ps
Output Clock Fall Time—OC-48	t_F	Figure 3 on page 6	—	70	90	ps
Output Clock Duty Cycle OC-48/12/3			48	50	52	% of UI
Output Data Rise Time—OC-48	t_R	Figure 3 on page 6	—	80	110	ps
Output Data Fall Time—OC-48	t_F	Figure 3 on page 6	—	80	110	ps
Clock-to-Data Delay FEC (2.7 GHz) OC-48 GbE OC-12 OC-3	t_{Cr-D}	Figure 2 on page 6	180 200 450 800 4000	215 230 500 840 4100	250 260 550 900 4200	ps
Clock to Data Delay FEC (2.7 GHz) OC-48	t_{Cf-D}	Figure 2 on page 6	-60 -60	-30 -30	0 0	ps
Input Return Loss		100 kHz–1.5 GHz 1.5 GHz–4.0 GHz	-15 -10	— —	— —	dB dB
Slicing Level Offset ¹ (relative to the internally set input common mode voltage)	V_{SLICE}	SLICE_LVL = 750 mV to 2.25 V	-15	—	15	mV
Slicing Level Accuracy		SLICE_LVL = 750 mV to 2.25 V	-500	—	500	μV
Loss-of-Signal Range ² (peak-to-peak differential)	V_{LOS}	LOS_LVL = 1.50 TO 2.50 V	0	—	40	mV



Si5022/Si5023

Table 3. AC Characteristics (Clock and Data)

($V_{DD} = 2.5\text{ V} \pm 5\%$ for Si5022 or $3.3\text{ V} \pm 5\%$ for Si5023, $T_A = -40$ to $85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Loss-of-Signal Response Time	t_{LOS}	Figure 5 on page 7	8	20	25	μs
Notes:						
1. Adjustment voltage (relative to the internally set input common mode voltage) is calculated as follows: $V_{SLICE} = (SLICE_LVL - 1.50)/50$.						
2. Adjustment voltage is calculated as follows: $V_{LOS} = (LOS_LVL - 1.50)/25$.						

Table 4. AC Characteristics (PLL Characteristics)

($V_{DD} = 2.5\text{ V} \pm 5\%$ for Si5022 or $3.3\text{ V} \pm 5\%$ for Si5023, $T_A = -40$ to $85\text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Jitter Tolerance (OC-48)*	$J_{TOL(PP)}$	f = 600 Hz	40	—	—	UI _{PP}
		f = 6000 Hz	4	—	—	UI _{PP}
		f = 100 kHz	4	—	—	UI _{PP}
		f = 1 MHz	0.5	—	—	UI _{PP}
Jitter Tolerance (OC-12 Mode)*	$J_{TOL(PP)}$	f = 30 Hz	60	—	—	UI _{PP}
		f = 300 Hz	6	—	—	UI _{PP}
		f = 25 kHz	6	—	—	UI _{PP}
		f = 250 kHz	0.4	—	—	UI _{PP}
Jitter Tolerance (OC-3 Mode)*	$J_{TOL(PP)}$	f = 30 Hz	60	—	—	UI _{PP}
		f = 300 Hz	6	—	—	UI _{PP}
		f = 6.5 kHz	4	—	—	UI _{PP}
		f = 65 kHz	0.4	—	—	UI _{PP}
Jitter Tolerance (Gigabit Ethernet) Receive Data Total Jitter Tolerance	$T_{JT(PP)}$	IEEE 802.3z Clause 38.6.8	600	—	—	ps
Jitter Tolerance (Gigabit Ethernet) Receive Data Deterministic Jitter Tolerance	$D_{JT(PP)}$	IEEE 802.3z Clause 38.6.9	370	—	—	ps
RMS Jitter Generation*	$J_{GEN(RMS)}$	with no jitter on serial data	—	3.0	5.0	mUI
Peak-to-Peak Jitter Generation*	$J_{GEN(PP)}$	with no jitter on serial data	—	25	55	mUI
Jitter Transfer Bandwidth*	J_{BW}	OC-48 Mode	—	—	2.0	MHz
		OC-12 Mode	—	—	500	kHz
		OC-3 Mode	—	—	130	kHz
Jitter Transfer Peaking*	J_p		—	0.03	0.1	dB
Acquisition Time—OC-48 (Reference clock applied)	T_{AQ}	After falling edge of RESET/CAL	—	1.6	1.9	ms
		From the return of valid data	20	100	500	μs
Acquisition Time—OC-48 (Reference-less operation)	T_{AQ}	After falling edge of RESET/CAL	—	2.0	4.5	ms
		From the return of valid data	1.5	2.5	5.5	ms
Reference Clock Range			19.44	—	168.75	MHz

Table 4. AC Characteristics (PLL Characteristics)(V_{DD} = 2.5 V ±5% for Si5022 or 3.3 V ±5% for Si5023, T_A = -40 to 85 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Input Reference Clock Frequency Tolerance	C _{TOL}		-100	—	100	ppm
Frequency Difference at which Receive PLL goes out of Lock (REFCLK compared to the divided down VCO clock)			450	600	750	ppm
Frequency Difference at which Receive PLL goes into Lock (REFCLK compared to the divided down VCO clock)			150	300	450	ppm

***Note:** As defined in Bellcore specifications: GR-253-CORE, Issue 3, September 2000. Using PRBS 2²³ - 1 data pattern.

Table 5. Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
DC Supply Voltage	V _{DD}	-0.5 to 2.8 (Si5022) -0.5 to 3.5 (Si5023)	V
LVTTL Input Voltage	V _{DIG}	-0.3 to 3.6	V
Differential Input Voltages	V _{DIF}	-0.3 to (V _{DD} + 0.3)	V
Maximum Current any output PIN		±50	mA
Operating Junction Temperature	T _{JCT}	-55 to 150	°C
Storage Temperature Range	T _{STG}	-55 to 150	°C
ESD HBM Tolerance (100 pf, 1.5 kΩ)		1	kV


Note: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 6. Thermal Characteristics

Parameter	Symbol	Test Condition	Value	Unit
Thermal Resistance Junction to Ambient	ϕ _{JA}	Still Air	38	°C/W

Si5022/Si5023

Typical Application Schematic



Functional Description

The Si5022/23 integrates a high-speed limiting amplifier (LA) with a multi-rate clock and data recovery unit (CDR) that operates up to 2.7 Gbps. No external reference clock is required for clock and data recovery. The limiting amplifier magnifies low-level input data signals from a TIA so that accurate clock and data recovery can be performed. The CDR uses Silicon Laboratories® DSPLL technology to recover a clock synchronous to the input data stream. The recovered clock is used to retime the incoming data, and both are output synchronously via current-mode logic (CML) drivers. Silicon Laboratories' DSPLL technology ensures superior jitter performance while eliminating the need for external loop filter components found in traditional phase-locked loop (PLL) implementations.

The limiting amplifier includes a control input for adjusting the data slicing level and provides a loss-of-signal level alarm output. The CDR includes a bit error rate performance monitor which signals a high bit error rate condition (associated with excessive incoming jitter) relative to an externally adjustable bit error rate threshold.

The option of a reference clock minimizes the CDR acquisition time and provides a stable reference for maintaining the output clock when locking to reference is desired.

Limiting Amplifier

The limiting amplifier accepts the low-level signal output from a transimpedance amplifier (TIA). The low-level signal is amplified to a usable level for the clock and data recovery unit. The minimum input swing requirement is specified in Table 2. Larger input amplitudes (up to the maximum input swing specified in Table 2) are accommodated without degradation of performance. The limiting amplifier ensures optimal data slicing by using a digital dc offset cancellation technique to remove any dc bias introduced by the internal amplification stage.

DSPLL™

The Si5022/23 PLL structure (shown in Figure 1 on page 5) utilizes Silicon Laboratories' DSPLL technology to maintain superior jitter performance while eliminating the need for external loop filter components found in traditional PLL implementations. This is achieved by using a digital signal processing (DSP) algorithm to replace the loop filter commonly found in analog PLL designs. This algorithm processes the phase detector error term and generates a digital control value to adjust the frequency of the voltage-controlled oscillator (VCO).

DSPLL enables clock and data recovery with far less jitter than is generated using traditional methods and it eliminates performance degradation caused by external component aging. In addition, because external loop filter components are not required, sensitive noise entry points are eliminated, thus making the DSPLL less susceptible to board-level noise sources and making SONET/SDH jitter compliance easier to attain in the application.

Multi-Rate Operation

The Si5022/23 supports clock and data recovery for OC-48 and STM-16 data streams. In addition, the PLL was designed to operate at data rates up to 2.7 Gbps to support OC-48/STM-16 applications that employ FEC.

Multi-rate operation is achieved by configuring the device to divide down the output of the VCO to the desired data rate. The divide factor is configured by the RATESEL[0:1] pins. The RATESEL[0:1] configuration and associated data rates are given in Table 7.

Table 7. Multi-Rate Configuration

RATESEL [0:1]	SONET/SDH	Gigabit Ethernet	OC-48 with 15/14 FEC	CLK Divider
11	2.488 Gbps	—	2.67 Gbps	1
01	1.244 Gbps	1.25 Gbps	—	2
10	622.08 Mbps	—	—	4
00	155.52 Mbps	—	—	16

Operation Without an External Reference

The Si5022/23 can perform clock and data recovery without an external reference clock. Tying the REFCLK+ input to V_{DD} and REFCLK- to GND configures the device to operate without an external reference clock. Clock recovery is achieved by monitoring the timing quality of the incoming data relative to the VCO frequency. Lock is maintained by continuously monitoring the incoming data timing quality and adjusting the VCO accordingly. Details of the lock detection and the lock-to-reference functions while in this mode are described in their respective sections below.

Note: Without an external reference, the acquisition of data is dependent solely on the data itself and typically requires more time to acquire lock than when a reference is applied.

Operation With an External Reference

The Si5022/23 device's optional external reference clock centers the DSPLL, minimizes the acquisition time, and maintains a stable output clock (CLKOUT) when lock-to-reference (LTR) is asserted.

When the reference clock is present, the Si5022/23 will use the reference clock to center the VCO output frequency so that clock and data can be recovered from the input data stream. The device will self configure for operation with one of three reference clock frequencies. This eliminates the need to externally configure the device to operate with a particular reference clock.

The reference clock centers the VCO for a nominal output between 2.5 and 2.7 GHz. The VCO frequency is centered at 16, 32, or 128 times the reference clock frequency. Detection circuitry continuously monitors the reference clock input to determine whether the device should be configured for a reference clock that is 1/16, 1/32, or 1/128 the nominal VCO output. Approximate reference clock frequencies for some target applications are given in Table 8.

Table 8. Typical REFCLK Frequencies

SONET/SDH	Gigabit Ethernet	SONET/SDH with 15/14 FEC	Ratio of VCO to REFCLK
19.44 MHz	19.53 MHz	20.83 MHz	128
77.76 MHz	78.125 MHz	83.31 MHz	32
155.52 MHz	156.25 MHz	166.63 MHz	16

Lock Detect

The Si5022/23 provides lock-detect circuitry that indicates whether the PLL has achieved frequency lock with the incoming data. The operation of the lock-detector depends on the reference clock option used.

When an external reference clock is provided, the circuit compares the frequency of a divided-down version of the recovered clock with the frequency of the applied reference clock (REFCLK). If the recovered clock frequency deviates from that of the reference clock by the amount specified in Table 4 on page 10, the PLL is declared out of lock, and the loss-of-lock (LOL) pin is asserted. In this state, the PLL will periodically try to reacquire lock with the incoming data stream. During reacquisition, the recovered clock frequency (CLKOUT) drifts over a ± 600 ppm range relative to the applied reference clock, and the LOL output alarm may toggle until the PLL has reacquired frequency lock. Due to the low noise and stability of the DSPLL, there is the possibility that the PLL will not drift enough to render an

out-of-lock condition, even if the data is removed from inputs.

In applications requiring a more stable output clock during out-of-lock conditions, the lock-to-reference (LTR) input can be used to force the PLL to lock to the externally supplied reference.

In the absence of an external reference, the lock detect circuitry uses a data quality measure to determine when frequency lock has been lost with the incoming data stream. During reacquisition, CLKOUT may vary by approximately $\pm 10\%$ from the nominal data rate.

Lock-to-Reference

The lock-to-reference input ($\overline{\text{LTR}}$) can be used to force a stable output clock when an alarm condition, such as LOS, exists. In typical applications, the LOS output would be tied to the LTR input to force a stable output clock when the input data signal is lost. When LTR is asserted, the DSPLL is prevented from acquiring the data signal present on DIN. The operation of the LTR control input depends on which reference clocking mode is used.

When an external reference clock is present, assertion of $\overline{\text{LTR}}$ will force the DSPLL to lock CLKOUT to the provided reference. If no external reference clock is used, $\overline{\text{LTR}}$ will force the DSPLL to hold the digital frequency control input to the VCO at the last value. This produces an output clock that is stable as long as supply and temperature are constant.

Loss-of-Signal

The Si5022/23 indicates a loss-of-signal condition on the LOS output pin when the input peak-to-peak signal level on DIN falls below an externally-controlled threshold. The LOS threshold range is specified in Table 3 on page 9 and is set by applying a voltage on the LOS_LVL pin. The graph shown in Figure 6 illustrates the LOS_LVL mapping to the LOS threshold. The LOS output is asserted when the input signal drops below the programmed peak-to-peak value. If desired, the LOS function may be disabled by grounding LOS_LVL or by adjusting LOS_LVL to be less than 1 V.

In many applications, it is desirable to produce a fixed amount of signal hysteresis for an alarm indicator, such as LOS, since a marginal data input signal could cause intermittent toggling, leading to false alarm status. When it is anticipated that very low-level DIN signals will be encountered, the introduction of an adequate amount of LOS hysteresis is recommended to minimize any undesirable LOS signal toggling. Figure 7 illustrates a simple circuit that may be used to set a fixed level of LOS signal hysteresis for the Si5022/23 CDR. The value of R1 may be chosen to provide a range of

hysteresis from 3 to 8 dB where a nominal value of 800 Ω adjusts the hysteresis level to approximately 6 dB. Use a value of 500 Ω or 1000 Ω for R1 to provide 3 dB or 8 dB of hysteresis, respectively.

Hysteresis is defined as the ratio of the $\overline{\text{LOS}}$ deassert level (LOSD) and the $\overline{\text{LOS}}$ assert level (LOSA). The hysteresis in decibels is calculated as $20\log(\text{LOSD}/\text{LOSA})$.




Figure 6. LOS_LVL Mapping




Figure 7. LOS Signal Hysteresis

Bit Error Rate (BER) Detection

The Si5022/23 uses a proprietary Silicon Laboratories® algorithm to generate a BER alarm on the BER_ALM pin and a BER indicator on the BERMON pin. When enabled, the BER_ALM is asserted if the observed BER is greater than a user-programmed threshold. Bit error detection relies on the input data edge timing where edges occurring outside of the expected event window are counted as bit errors. The BER threshold is programmed by applying a voltage to the BER_LVL pin between 500 mV and 2.25 V corresponding to a BER

from approximately 10^{-10} and 10^{-6} , respectively. The voltage present on BER_LVL maps to the BER as follows:

$\log_{10}(\text{BER}) = (4 \times \text{BER_LVL}) - 13$; BER_LVL in volts; BER in bits per second.

The BERMON output is always enabled and functions as a dynamic analog level that is proportional to the detected bit error rate. This BERMON indicator can be used to monitor the quality and error status on the receive data input channel. The range of operation of the BER processor is between $1\text{E-}09$ to $1\text{E-}03$ as shown in Figure 8. It is recommended that the BERMON output be filtered with an active low-pass filter configuration as shown in Figure 9. The external LPF may be followed by a voltage comparator or analog-to-digital converter where constant channel monitoring is desired.

Data Slicing Level

The Si5022/23 provides the ability to externally adjust the slicing level for applications that require BER optimization. Adjustments in slicing level of ± 15 mV (relative to the internally-set input common mode voltage) are supported. The slicing level is set by applying a voltage between 0.75 V and 2.25 V to the SLICE_LVL input. The voltage present on SLICE_LVL maps to the slicing level as follows:

$$V_{\text{SLICE}} = \frac{(V_{\text{SLICE_LVL}} - 1.5 \text{ V})}{50}$$

where V_{SLICE} is the slicing level and $V_{\text{SLICE_LVL}}$ is the voltage applied to the SLICE_LVL pin.

When SLICE_LVL is driven below 500 mV, the slicing level adjustment is disabled, and the slicing level is set to the cross-point of the differential input signal.

PLL Performance

The PLL implementation used in the Si5022/23 is fully-compliant with the jitter specifications proposed for SONET/SDH equipment by Bellcore GR-253-CORE, Issue 3, September 2000 and ITU-T G.958.

Jitter Tolerance

The Si5022/23's tolerance to input jitter exceeds that of the Bellcore/ITU mask shown in Figure 10. This mask defines the level of peak-to-peak sinusoidal jitter that must be tolerated when applied to the differential data input of the device.

Note: There are no entries in the mask table for the data rate corresponding to OC-24 as that rate is not specified by either GR-253 or G.958.




Figure 8. Si5023 OC-48 BERMON Voltage Characteristics





Figure 9. Si5023 BERMON Application Schematic




SONET Data Rate	F0 (Hz)	F1 (Hz)	F2 (kHz)	F3 (kHz)	Ft (kHz)
OC-48	10	600	6000	100	1000
OC-12	10	30	300	25	250
OC-3	10	30	300	6.5	65

Figure 10. Jitter Tolerance Specification

Jitter Transfer

The Si5022/23 exceeds all relevant Bellcore/ITU specifications related to SONET/SDH jitter transfer. Jitter transfer is defined as the ratio of output signal jitter to input signal jitter as a function of jitter frequency. (See Figure 11.) These measurements are made with an input test signal that is degraded with sinusoidal jitter whose magnitude is defined by the mask in Figure 11.



SONET Data Rate	Fc (kHz)
OC-48	2000
OC-12	500
OC-3	130

Figure 11. Jitter Transfer Specification

Jitter Generation

The Si5022/23 exceeds all relevant specifications for jitter generation proposed for SONET/SDH equipment. The jitter generation specification defines the amount of jitter that may be present on the recovered clock and

data outputs when a jitter free input signal is provided. The Si5022/23 typically generates less than 3.0 mUI_{rms} of jitter when presented with jitter-free input data.

RESET/DSPLL Calibration

The Si5022/23 achieves optimal jitter performance by automatically calibrating the loop gain parameters within the DSPLL on powerup. Calibration may also be initiated by a high-to-low transition on the RESET/CAL pin. The RESET/CAL pin must be held high for at least 1 μs. When RESET/CAL is released (set to low) the digital logic resets to a known initial condition, recalibrates the DSPLL, and will begin to lock to the incoming data stream. For a valid reset to occur when using Reference mode, a proper external reference clock frequency must be applied as specified in Table 8.

Clock Disable

The Si5022/23 provides a clock disable pin (CLK_DSBL) that is used to disable the recovered clock output (CLKOUT). When the CLK_DSBL pin is asserted, the positive and negative terminals of CLKOUT are tied to VDD through 100 Ω on-chip resistors.

Data Squelch

The Si5022/23 provides a data squelching pin (DSQLCH) that is used to set the recovered data output (DOUT) to binary zero. When the DSQLCH pin is asserted, the DOUT+ signal is held low (DOUT+ = 0) and the DOUT- signal is held high (DOUT- = 1). This pin can be used to squelch corrupt data during LOS and LOL situations. Care must be taken when ac coupling these outputs; a long string of zeros or ones will not be held through ac coupling capacitors.

Device Grounding

The Si5022/23 uses the GND pad on the bottom of the 28-lead micro leaded package (MLP) for device ground. This pad should be connected directly to the analog supply ground. See Figure 17 on page 21 and Figure 18 on page 25 for the ground (GND) pad size and location.

Bias Generation Circuitry

The Si5022/23 makes use of an external resistor to set internal bias currents. The external resistor allows precise generation of bias currents, which significantly reduces power consumption versus traditional implementations that use an internal resistor. The bias generation circuitry requires a 10 kΩ (1%) resistor connected between REXT and GND.

Voltage Regulator

The Si5022 and Si5023 operate from different external supply voltages. Internally, the devices are identical and operate from a 2.5 V supply. The Si5022 takes the 2.5 V supply directly from the external supply connections. The Si5023 regulates 2.5 V internally down from the external 3.3 V supply. Both devices typically consume 148 mA. The Si5023 may accept control inputs as high as 3.6 V.

In addition to supporting 3.3 V systems, the on-chip linear regulator offers better power supply noise rejection versus the direct 2.5 V supply.

Differential Input Circuitry

The Si5022/23 provides differential inputs for both the high-speed data (DIN) and the reference clock (REFCLK) inputs. Example terminations for these inputs are shown in Figures 12, 13, 14, and 15. In applications where direct dc coupling is possible, the 0.1 μ F capacitors may be omitted. (LOS operation is only guaranteed when ac coupled.) The data input limiting amplifier requires an input signal with a differential peak-to-peak voltage as specified in Table 2 on page 8 to ensure a BER of at least 10^{-12} . The REFCLK input differential peak-to-peak voltage requirement is specified in Table 2.




Figure 12. Input Termination for REFCLK (ac coupled)




Figure 13. Input Termination for DIN (ac coupled)




Figure 14. Single-Ended Input Termination for REFCLK (ac coupled)




Figure 15. Single-Ended Input Termination for DIN (ac coupled)

Si5022/Si5023

Differential Output Circuitry

The Si5022/23 utilizes a CML architecture to output both the recovered clock (CLKOUT) and data (DOUT). An example of output termination with ac coupling is shown in Figure 16. In applications in which direct dc coupling is possible, the 0.1 μF capacitors may be omitted. The differential peak-to-peak voltage swing of the CML architecture is specified in Table 2.




Figure 16. Output Termination for DOUT and CLKOUT (ac coupled)

Pin Descriptions: Si5022/23




Figure 17. Si5022/23 Pin Configuration

Table 9. Si5022/23 Pin Descriptions

Pin #	Pin Name	I/O	Signal Level	Description
1,2	RATESEL0, RATESEL1	I	LVTTTL	Data Rate Select. These pins configure the onboard PLL for clock and data recovery at one of four user selectable data rates. See Table 7 for configuration settings. Note: These inputs have weak internal pullups.
3	LOS_LVL	I		LOS Level Control. The LOS threshold is set by the input voltage level applied to this pin. Figure 6 on page 15 shows the input setting to output threshold mapping. LOS is disabled when the voltage applied is less than 1 V.
4	SLICE_LVL	I		Slicing Level Control. The slicing threshold level is set by applying a voltage to this pin as described in the Slicing Level section of the data sheet. If this pin is tied to GND, slicing level adjustment is disabled, and the slicing level is set to the midpoint of the differential input signal on DIN. Slicing level becomes active when the voltage applied to the pin is greater than 500 mV.
5 6	REFCLK+ REFCLK-	I	See Table 2	Differential Reference Clock (Optional). When present, the reference clock sets the center operating frequency of the DSPLL for clock and data recovery. Tie REFCLK+ to VDD and REFCLK- to GND to operate without an external reference clock. See Table 8 for typical reference clock frequencies.

Table 9. Si5022/23 Pin Descriptions (Continued)

Pin #	Pin Name	I/O	Signal Level	Description
7	$\overline{\text{LOL}}$	O	LVTTTL	Loss-of-Lock. This output is driven low when the recovered clock frequency deviates from the reference clock by the amount specified in Table 4 on page 10. If no external reference is supplied, this signal will be active when the internal PLL is no longer locked to the incoming data.
8	$\overline{\text{LTR}}$	I	LVTTTL	Lock-to-Reference. When this pin is low, the DSPLL disregards the data inputs. If an external reference is supplied, the output clock is locked to the supplied reference. If no external reference is used, the DSPLL locks the control loop until $\overline{\text{LTR}}$ is released. Note: This input has a weak internal pullup.
9	$\overline{\text{LOS}}$	O	LVTTTL	Loss-of-Signal. This output pin is driven low when the input signal is below the threshold set via LOS_LVL. (LOS operation is guaranteed only when ac coupling is used on the DIN inputs.)
10	DSQLCH		LVTTTL	Data Squelch. When driven high, this pin forces the data present on DOUT+ = 0 and DOUT- = 1. For normal operation, this pin should be low. DSQLCH may be used during LOS/LOL conditions to prevent random data from being presented to the system. Note: This input has a weak internal pulldown.
11,14,18,21,25	VDD		2.5 V or 3.3 V	Supply Voltage. Nominally 2.5 V for Si5022 and 3.3 V for Si5023.
12 13	DIN+ DIN-	I	See Table 2	Differential Data Input. Clock and data are recovered from the differential signal present on these pins. AC coupling is recommended.
15	GND		GND	Production Test Input. This pin is used during production testing and <i>must</i> be tied to GND for normal operation.
16 17	DOUT- DOUT+	O	CML	Differential Data Output. The data output signal is a retimed version of the data recovered from the signal present on DIN. It is phase aligned with CLKOUT and is updated on the falling edge of CLKOUT.
19	RESET/CAL	I	LVTTTL	Reset/Calibrate. Driving this input high for at least 1 μs will reset internal device circuitry. A high to low transition on this pin will force a DSPLL calibration. For normal operation, drive this pin low. Note: This input has a weak internal pulldown.

Table 9. Si5022/23 Pin Descriptions (Continued)

Pin #	Pin Name	I/O	Signal Level	Description
20	REXT			External Bias Resistor. This resistor is used to establish internal bias currents within the device. This pin must be connected through a 10 k Ω (1%) resistor to GND.
22 23	CLKOUT– CLKOUT+	O	CML	Differential Clock Output. The output clock is recovered from the data signal present on DIN except when LTR is asserted or the LOL state has been entered.
24	CLKDSBL	I	LVTTTL	Clock Disable. When this input is high, the CLKOUT output drivers are disabled. For normal operation, this pin should be low. Note: This input has a weak internal pulldown.
26	BER_LVL	I		Bit Error Rate Level Control. The BER threshold level is set by applying a voltage to this pin. The applied voltage is as described in the BER_LVL section. When the BER exceeds the programmed threshold, BER_ALM is driven low. If this pin is tied to GND, BER_ALM is disabled.
27	BER_ALM	O	LVTTTL	Bit Error Rate Alarm. This pin will be driven low to indicate that the BER threshold set by BER_LVL has been exceeded. The alarm will clear after the BER rate has improved by approximately a factor of 2.
28	BERMON	O		Bit Error Rate Monitor. The voltage on this pin is proportional to the detected bit error rate computed by the internal BER processor. This voltage output has a range of 0 to 0.87 V. See Figure 8 on page 16. The output is a current source, which requires a 5 k Ω (1%) resistor to GND to guarantee the operating range shown in Figure 8. This pin may be left unconnected.
GND Pad	GND		GND	Supply Ground. Nominally 0.0 V. The 3 x 3 mm square GND pad found on the bottom of the 28-lead micro leaded package (see Figure 18) <i>must</i> be connected directly to supply ground. Minimize the ground path inductance for optimal performance.




Si5022/Si5023

Ordering Guide

Part Number	Package	Voltage	Temperature
Si5022-BM	28-Lead MLP	2.5	-40 to 85 °C
Si5023-BM	28-Lead MLP	3.3	-40 to 85 °C

Package Outline

Figure 18 illustrates the package details for the Si5022 and Si5023. Table 10 lists the values for the dimensions shown in the illustration. For a pad layout recommendation please contact Silicon Laboratories®.



Approximate device weight is 62.2 mg.

Figure 18. 28-Lead Micro Leaded Package (MLP)

Table 10. Package Diagram Dimensions

Controlling Dimension: mm

Symbol	Millimeters		
	Min	Nom	Max
A	—	0.85	0.90
A1	0.00	0.01	0.05
b	0.18	0.23	0.30
D	5.00 BSC		
D1	4.75 BSC		
E	5.00 BSC		
E1	4.75 BSC		
E2	2.95	3.10	3.25
N	28		
Nd	7		
Ne	7		
e	0.50 BSC		
L	0.50	0.60	0.75
θ			12°

Document Change List

Revision 1.21 to Revision 1.22

- Updated "Typical Application Schematic" on page 12.
- Updated Figure 9 on page 16.
- Updated Table 9 on page 21.
 - Updated BERMON pin description.

Revision 1.22 to Revision 1.23

- Updated Table 2 on page 8.
 - Added "Output Common Mode Voltage (Si5023) (DOUT)" with updated values.
 - Added "Output Common Mode Voltage (Si5023) (CLKOUT)" with updated values.
- Updated Table 3 on page 9.
 - Added "Output Clock Duty Cycle OC-48/12/3"
- Updated Table 9 on page 21.
 - Changed "clock input" to "DIN inputs" for Loss-of-Signal.
- Updated Figure 18, "28-Lead Micro Leaded Package (MLP)," on page 25.
- Updated Table 10, "Package Diagram Dimensions," on page 25.
 - Changed dimension A.
 - Changed dimension E2.

Notes:

Contact Information

Silicon Laboratories Inc.

4635 Boston Lane
Austin, TX 78735
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032
Email: productinfo@silabs.com
Internet: www.silabs.com

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories, Silicon Labs, and DSPLL are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.