

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

[Home](#) > [Products](#) > [Clock / Timing Devices](#) > [PC-Notebook-Server Clocks](#) > [DDR I and DDR II Buffers](#) > [Zero Delay Buffers](#) > [9P750](#) > [9P750CFLF](#)

[Add to myIDT \[?\]](#)

You may also like...

9P750CFLF

Category: Zero Delay Buffers

Generic Part: 9P750

Market Group: PC CLOCK

Description: PC BUFFER

Recommended Application: DDR Zero Delay Clock Buffer Product Description/Features: ϕ Low skew, low jitter PLL clock driver ϕ 12 pairs of differential outputs support up to DDR400 ϕ Outputs divided into 3 groups - Group A is reference - Groups B and C have default offsets from Group A, but also have skew programmable in steps relative to Group A. - Skew step (unit) set via RSTEP resistor ϕ Static Phase Offset (SPO) of entire device can be programmed - RSPO sets overall SPO (analog delay) - I2C register settings allow fine tuning in steps defined by RSTEP ϕ Spread spectrum tolerant inputs ϕ 2.5 V differential reference clock input Switching Characteristics: ϕ PEAK - PEAK jitter (>100MHz): <75ps ϕ CYCLE - CYCLE jitter (>100MHz):<65ps ϕ OUTPUT - OUTPUT skew: <50ps ϕ DUTY CYCLE: 49% - 51% ϕ Slew rate: 1V/ns - 2V/ns ϕ Input clock duty cycle: 40% - 60%



Parameters

Package	SSOP 48 (PVG48)
Voltage	3.3 V
Package	SSOP 48
Speed	NA
Temperature	C
Status	Active
Sample	Yes
Minimum Order Quantity	90
Factory Order Increment	30

Distributor Inventory

No Pricing information is available from our Distributors at this time.

Documents

Type	Title	Size	Revision Date
Misc	PC Clocks Contact Info	61 KB	05/29/2007

Package

Description	SSOP 300 MIL, 48LD
Class	PLASTIC
Moisture Sensitivity Level (MSL)	1
Category	Green
Moisture Exposure Floor Life	Unlimited @ <30°C/85% RH
Peak Reflow Temperature	260°C
Rebake Conditions	NA
Length	15.9
Mark	PVG
Width	7.5
Pitch	0.64
Thickness	2.3
Status	Active