## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

Integrated
ICSVF2510

### 3.3V Phase-Lock Loop Clock Driver

## General Description

The ICSVF2510 is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICSVF2510 operates at 3.3 V VCC and drives up to ten clock loads.

One bank of ten outputs provide low-skew, low-jitter copies of CLKIN. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLKIN. Outputs can be enabled or disabled via control (OE) inputs. When the OE inputs are high, the outputs align in phase and frequency with CLKIN; when the OE inputs are low, the outputs are disabled to the logic low state.

The ICSVF2510 does not require external RC filter components. The loop filter for the PLL is included on-chip, minimizing component count, board space, and cost. The test mode shuts off the PLL and connects the input directly to the output buffer. This test mode, the ICSVF2510 can be use as low skew fanout clock buffer device. The ICSVF2510 comes in 24 pin 173mil Thin Shrink SmallOutline package (TSSOP) package.

## Block Diagram



## Features

- Meets or exceeds PC133 registered DIMM specification1.1
- Spread Spectrum Clock Compatible
- Distributes one clock input to one bank of ten outputs
- Operating frequency 20 MHz to 200 MHz
- External feedback input (FBIN) terminal is used to synchrionize the outputs to the clock input
- No external RC network required
- Operates at 3.3 V Vcc
- Plastic 24-pin 173mil TSSOP package


## Pin Configuration

| AGND 1 |  | 24 | CLKIN |
| :---: | :---: | :---: | :---: |
| VCC 2 |  | 23 | AVCC |
| CLKO 3 |  | 22 | VCC |
| CLK1 4 | $\bigcirc$ | 21 | CLK9 |
| CLK2 5 | $\stackrel{\square}{1}$ | 20 | CLK8 |
| GND 6 | N | 19 | GND |
| GND 7 | $\stackrel{1}{8}$ | 18 | GND |
| CLK3 8 | - | 17 | CLK7 |
| CLK4 9 |  | 16 | CLK6 |
| VCC 10 |  | 15 | CLK5 |
| OE 11 |  | 14 | VCC |
| FBOUT 12 |  | 13 | FBIN |
| 24 Pin TSSOP |  |  |  |

## Pin Descriptions

| PIN \# | PIN NAME | TYPE |  |
| :---: | :--- | :---: | :--- |
| 1 | AGND | PWR | Analog Ground |
| $2,10,14$ | VCC | PWR | Power Supply (3.3V) |
| 3 | CLK0 | OUT | Buffered clock output. |
| 4 | CLK1 | OUT | Buffered clock output. |
| 5 | CLK2 | OUT | Buffered clock output. |
| $6,7,18,19$ | GND | PWR | Ground |
| 8 | CLK3 | OUT | Buffered clock output. |
| 9 | CLK4 | OUT | Buffered clock output. |
| 11 | OE | IN | Output enable (has internal pull_up). When high, normal operation. <br> When low, clock outputs are disabled to a logic low state. |
| 12 | FBOUT | OUT | Feedback output |
| 13 | FBIN | IN | Feedback input |
| 15 | CLK5 | OUT | Buffered clock output. |
| 16 | CLK6 | OUT | Buffered clock output. |
| 17 | CLK7 | OUT | Buffered clock output. |
| 20 | CLK8 | OUT | Buffered clock output. |
| 21 | CLK9 | OUT | Buffered clock output. |
| 22 | VCC | PWR | Power Supply (3.3V) digital supply. |
| 23 | AVCC | IN | Analog power supply (3.3V). When input is ground PLL is off and <br> bypassed. |
| 24 | CLKIN | IN | Clock input |

Note:

1. Weak pull-ups on these inputs

Functionality

| INPUTS |  | OUTPUTS |  |  | PLL |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OE | AVCC | CLK (9:0) | FBOUT | Source |  |
| 0 | 3.33 | 0 | Driven | PLL | N |
| 1 | 3.33 | Driven | Driven | PLL | N |
| Buffer Mode |  |  |  |  |  |
| 0 | 0 | 0 | Driven | CLKIN | Y |
| 1 | 0 | Driven | Driven | CLKIN | Y |

Test mode:
When AVCC is 0 , shuts off the PLL
and connects the input directly to the output buffers

## Absolute Maximum Ratings

| Supply Voltage (AVCC) | $\mathrm{AVCC}<\left(\mathrm{V}_{\mathrm{cc}}+0.7 \mathrm{~V}\right)$ |
| :---: | :---: |
| Supply Voltage (VCC) | 4.3 V |
| Logic Inputs | GND -0.5 V to V $\mathrm{cc}+0.5 \mathrm{~V}$ |
| Ambient Operating Temperature | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage Temperature . | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - OUTPUT

$\mathrm{T}_{\mathrm{A}}=0-70^{\circ} \mathrm{C} ; \mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}+/-10 \% ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF} ; \mathrm{R}_{\mathrm{L}}=500 \mathrm{Ohms}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}$ | 2.4 | 2.9 |  | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 0.25 | 0.4 | V |
| Output High Current | І ${ }_{\text {OH }}$ | $\mathrm{V}_{\mathrm{OH}}=2.4 \mathrm{~V}$ |  | 27 |  | mA |
|  |  | $\mathrm{V}_{\text {OH }}=2.0 \mathrm{~V}$ |  | 39 |  |  |
| Output Low Current | lob | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ |  | 26 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{OL}}=0.55 \mathrm{~V}$ |  | 19 |  |  |
| Rise Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{r}}$ | $\mathrm{V}_{\mathrm{OL}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{OH}}=2.0 \mathrm{~V}$ | 0.5 | 1.1 | 2.1 | ns |
| Fall Time ${ }^{1}$ | $\mathrm{T}_{\mathrm{f}}$ | $\mathrm{V}_{\mathrm{OH}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{OL}}=0.8 \mathrm{~V}$ | 0.5 | 1.1 | 2.7 | ns |
| Duty Cycle ${ }^{1}$ | $\mathrm{D}_{\mathrm{t}}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ | 48 | 50 | 52 | \% |
| Cycle to Cycle jitter ${ }^{1}$ | $\mathrm{T}_{\mathrm{crc}}-\mathrm{T}_{\mathrm{cYc}}$ | at $66-100 \mathrm{MHz}$; loaded outputs |  |  | 75 | ps |
| Absolute Jitter ${ }^{1}$ | $\mathrm{T}_{\text {JABS }}$ | 10000 cycles; $\mathrm{C}_{\mathrm{L}}=30 \mathrm{pF}$ |  |  | 100 | ps |
| Skew ${ }^{1}$ | $\mathrm{T}_{\text {sk }}$ | $\mathrm{V}_{T}=1.5 \mathrm{~V}$ (Window) Output to Output |  |  | 100 | ps |
| Phase error ${ }^{1}$ | $\mathrm{T}_{\mathrm{pe}}$ | $\mathrm{V}_{\mathrm{T}}=\mathrm{Vdd} / 2 ;$ CLKIN-FBIN | -75 |  | 75 | ps |
| Delay Input-Output ${ }^{1}$ | $\mathrm{D}_{\mathrm{R} 1}$ | $\mathrm{V}_{\mathrm{T}}=1.5 \mathrm{~V} ; \mathrm{PLL}$ EN $=0$ |  | 3.3 | 3.7 | ns |

[^0]
## Electrical Characteristics - Input \& Supply

$T_{A}=0-70^{\circ} \mathrm{C}$; Supply Voltage $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+/-10 \%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input High Voltage | $\mathrm{V}_{I H}$ |  | 2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| Input Low Voltage | $\mathrm{V}_{\mathrm{IL}}$ |  | $\mathrm{V}_{\mathrm{SS}}-0.3$ |  | 0.8 | V |
| Input High Current | $\mathrm{I}_{\mathrm{IH}}$ | $\mathrm{V}_{I \mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$ |  | 0.1 | 100 | uA |
| Input Low Current | $\mathrm{I}_{\mathrm{IL}}$ | $\mathrm{V}_{I \mathrm{I}}=0 \mathrm{~V} ;$ |  | 19 | 50 | uA |
| Operating current | $\mathrm{I}_{\mathrm{DD}}{ }^{1}$ | $\mathrm{C}_{\mathrm{L}}=0 \mathrm{pF} ; \mathrm{F}_{\mathrm{IN}} @ 66 \mathrm{MHz}$ |  |  | 170 | mA |
| Input Capacitance | $\mathrm{C}_{\mathrm{IN}}{ }^{1}$ | Logic Inputs |  | 4 |  | pF |

${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

Timing requirements over recommended ranges of supply voltage and operating free-air temperature

| Symbol | Parameter | Test Conditions | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| Fop | Operating frequency |  | 20 | 200 | MHz |
| F $_{\text {cLK }}$ | Input clock <br> frequency |  | 25 | 200 | MHz |
|  | Input clock <br> frequency duty <br> cycle |  | 40 | 60 | $\%$ |
|  | Stabilization time | After power up |  | 15 | $\mu \mathrm{~s}$ |

Note: Time required for the PLL circuit to obtain phase lock of its feedback signal to its reference signal.
In order for phase lock to be obtained, a fixed-frequency, fixed-phase reference signal must be present at CLK. Until phase lock is obtained, the specifications for parameters given in the switching characteristics table are not applicable.

ICSVF2510

## PARAMETER MEASUREMENT INFORMATION



Figure 1. Load Circuit for Outputs

## Notes:

1. $C_{L}$ includes probe and jig capacitance.


Figure 2. VoltageWaveforms Propagation DelayTimes
2. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 133 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{~T}_{\mathrm{r}} \leq 1.2 \mathrm{~ns}, \mathrm{~T}_{\mathrm{f}} \leq 1.2 \mathrm{~ns}$.
3. The outputs are measured one at a time with one transition per measurement.


Any


Figure 3. Phase Error and Skew Calculations

## General Layout Precautions:

An ICS2509C is used as an example. It is similar to the ICSVF2510. The same rules and methods apply.

1) Use copper flooded ground on the top signal layer under the clock buffer The area under U1 in figure 1 on the right is an example. Every ground pin goes to a ground via. The vias are not visible in figure 1.
2) Use power vias for power and ground. Vias 20 mil or larger in diameter have lower high frequency impedance. Vias for signals may be minimum drill size.
3) Make all power and ground traces are as wide as the via pad for lower inductance.
4) VAA for pin 23 has a low pass RC filter to decouple the digital and analog supplies. C9-12 may be replaced with a single low ESR ( 0.8 ohm or less) device with the same total capacitance. R2 may be replaced with a ferrite bead. The bead should have a DC resistance of at least 0.5 ohms. 1 ohm is better. It should have an impedance of at least 300 ohms at 100 MHz .600 ohms at 100 MHz is better.
5) Notice that ground vias are never shared.
6) All VCC pins have a decoupling capacitor. Power is always routed from the plane connection via to the capacitor pad to the VCC pin on the clock buffer.
7) Component R1 is located at the clock source.
8) Component C1, if used, has the effect of adding delay.
9) Component C7, if used, has the effect of subtracting delay. Delaying the FBIn clock will cause the output clocks to be earlier. A more effective method is to use the propagation time of a trace between FBOut and FBIn.


Figure 1.

Component Values:
C1, C7 = As necessary for delay
adjust
C [6:2] =.01uF
C8, C13=0.1uF
C [12:9] = 4.7 Uf
R1=10 ohm. Locate at driver
R2=10 ohm.


| SYMBOL | In Millimeters COMMON DIMENSIONS |  | In Inches COMMON DIMENSIONS |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| A | -- | 1.20 | -- | . 047 |
| A1 | 0.05 | 0.15 | . 002 | . 006 |
| A2 | 0.80 | 1.05 | . 032 | . 041 |
| b | 0.19 | 0.30 | . 007 | . 012 |
| c | 0.09 | 0.20 | . 0035 | . 008 |
| D | SEE VARIATIONS |  | SEE VARIATIONS |  |
| E | 6.40 BASIC |  | 0.252 BASIC |  |
| E1 | 4.30 | 4.50 | . 169 | . 177 |
| e | 0.65 BASIC |  | 0.0256 BASIC |  |
| L | 0.45 | 0.75 | . 018 | . 030 |
| N | SEE VARIATIONS |  | SEE VARIATIONS |  |
| $\alpha$ | $0^{\circ}$ | $8^{\circ}$ | $0^{\circ}$ | $8^{\circ}$ |
| aaa | -- | 0.10 | -- | . 004 |

VARIATIONS

| N | D mm. |  | D (inch) |  |
| :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |
| 24 | 7.70 | 7.90 | .303 | .311 |

Reference Doc.: JEDEC Publication 95, MO-153
10-0035
4.40 mm. Body, 0.65 mm. pitch TSSOP
( 173 mil ) ( 0.0256 Inch )

## Ordering Information

ICSVF2510yG-T
Example:



[^0]:    ${ }^{1}$ Guaranteed by design, not $100 \%$ tested in production.

