阅读申明

1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader’ s learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers’ technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with “Datasheets”.

CY2SSTV857-27

Differential Clock Buffer/Driver DDR333/PC2700-Compliant

Features

- **Operating frequency: 60 MHz to 200 MHz**
- **Supports 266, 333 MHz DDR SDRAM**
- **10 differential outputs from 1 differential input**
- **Spread-Spectrum-compatible**
- **Low jitter (cycle-to-cycle): < 75**
- **Very low skew: < 100 ps**
- **Power management control input**
- **High-impedance outputs when input clock < 10 MHz**
- **2.5V operation**
- **Pin-compatible with CDC857-2 and -3**
- **48-pin TSSOP package**
- **Industrial temp. of –40° to +85°C**
- **Conforms to JEDEC DDR specification**

Description

The CY2SSTV857-27 is a high-performance, low-skew, low-jitter zero-delay buffer designed to distribute differential clocks in high-speed applications. The CY2SSTV857-27 generates ten differential pair clock outputs from one differential pair clock input. In addition, the CY2SSTV857-27 features differential feedback clock outputs and inputs. This allows the CY2SSTV857-27 to be used as a zero-delay buffer.

When used as a zero-delay buffer in nested clock trees, the CY2SSTV857-27 locks onto the input reference and translates with near-zero delay to low-skew outputs.

Block Diagram



Pin Configuration



2200 Laurelwood Road, Santa Clara, CA 95054 Tel:(408) 855-0555 Fax:(408) 855-0550 www.SpectraLinear.com

Pin Description

Pin Number	Pin Name	I/O[1]	Pin Description	Electrical Characteristics
13, 14	CLK, CLK#	I	**Differential Clock Input**.	LV Differential Input
35	FBIN#	I	**Feedback Clock Input**. Connect to FBOUT# for accessing the PLL.	Differential Input
36	FBIN	I	**Feedback Clock Input**. Connect to FBOUT for accessing the PLL.	
3, 5, 10, 20, 22	Y(0:4)	O	**Clock Outputs**	Differential Outputs
2, 6, 9, 19, 23	Y#(0:4)	O	**Clock Outputs**	
27, 29, 39, 44, 46	Y(9:5)	O	**Clock Outputs**	Differential Outputs
26, 30, 40, 43, 47	Y#(9:5)	O	**Clock Outputs**	
32	FBOUT	O	**Feedback Clock Output**. Connect to FBIN for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships.	Differential Outputs
33	FBOUT#	O	**Feedback Clock Output**. Connect to FBIN# for normal operation. A bypass delay capacitor at this output will control Input Reference/Output Clocks phase relationships.	
37	PD#	I	**Power Down# Input**. When PD# is set HIGH, all Q and Q# outputs are enabled and switch at the same frequency as CLK. When set LOW, all Q and Q# outputs are disabled Hi-Z and the PLL is powered down.	
4, 11, 12, 15, 21, 28, 34, 38, 45	VDDQ		**2.5V Power Supply for Output Clock Buffers**.	2.5V Nominal
16	AVDD		**2.5V Power Supply for PLL**. When VDDA is at GND, PLL is bypassed and CLK is buffered directly to the device outputs. During disable (PD# = 0), the PLL is powered down.	2.5V Nominal
1, 7, 8, 18, 24, 25, 31, 41, 42, 48	VSS		**Common Ground**	0.0V Ground
17	AVSS		**Analog Ground**	0.0V Analog Ground

Zero-delay Buffer

When used as a zero-delay buffer the CY2SSTV857-27 will likely be in a nested clock tree application. For these applications the CY2SSTV857-27 offers a differential clock input pair as a PLL reference. The CY2SSTV857-27 then can lock onto the reference and translate with near-zero delay to low-skew outputs. For normal operation, the external feedback input, FBIN, is connected to the feedback output, FBOUT. By connecting the feedback output to the feedback input the propagation delay through the device is eliminated. The PLL works to align the output edge with the input reference edge thus producing a near-zero delay. The reference frequency affects the static phase offset of the PLL and thus the relative delay between the inputs and outputs.

When VDDA is strapped LOW, the PLL is turned off and bypassed for test purposes.

Power Management

Output enable/disable control of the CY2SSTV857-27 allows the user to implement power management schemes into the design. Outputs are three-stated/disabled when PD# is asserted low (see *Table 1*).

Note:
1. A bypass capacitor (0.1µF) should be placed as close as possible to each positive power pin (<0.2”). If these bypass capacitors are not close to the pins, their high-frequency filtering characteristic will be cancelled by the lead inductance of the traces.

Table 1. Function Table

Inputs				Outputs				
AVDD	**PD#**	**CLK**	**CLK#**	**Y**	**Y#**	**FBOUT**	**FBOUT#**	**PLL**
GND	H	L	H	L	H	L	H	BYPASSED/OFF
GND	H	H	L	H	L	H	L	BYPASSED/OFF
X	L	L	H	Z	Z	Z	Z	Off
X	L	H	L	Z	Z	Z	Z	OFF
2.5V	H	L	H	L	H	L	H	On
2.5V	H	H	L	H	L	H	L	On
2.5V	H	< 10 MHz	< 10 MHz	Hi-Z	Hi-Z	Hi-Z	HI-Z	Off



Figure 1. Phase Error and Skew Waveforms



Figure 2. Propagation Delay Time t_{PLH}, t_{PHL}



Figure 3. Cycle-to-cycle Jitter



Output load capacitance for 2 DDR-SDRAM Loads: 5 pF< CL< 8 pF

Figure 4. Clock Structure # 1



Output load capacitancce for 4 DDR-SDRAM Loads: 10 pF < CL < 16 pF

Figure 5. Clock Structure # 1



Figure 6. Differential Signal Using Direct Termination Resistor

Absolute Maximum Conditions[2]

Input Voltage Relative to V_{SS}:..... V_{SS} – 0.3V
Input Voltage Relative to V_{DDQ} or AV_{DD}:..... V_{DDQ} + 0.3V
Storage Temperature:.....–65°C to + 150°C
Operating Temperature:.....0°C to +85°C
Maximum Power Supply:.....3.5V

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, V_{in} and V_{out} should be constrained to the range:

$V_{SS} < (V_{in}$ or $V_{out}) < V_{DDQ}$.

Unused inputs must always be tied to an appropriate logic voltage level (either V_{SS} or V_{DDQ}).

DC Electrical Specifications ($AV_{DD} = V_{DDQ}$ = 2.5v ± 5%, T_A = 0°C to +85°C) [3]

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
V_{DDQ}	Supply Voltage	Operating	2.38	2.5	2.63	V
V_{IL}	Input Low Voltage	PD#			0.3 × V_{DDQ}	V
V_{IH}	Input High Voltage		0.7 × V_{DDQ}			V
V_{ID}	Differential Input Voltage[4]	CLK, FBIN	0.36		V_{DDQ} + 0.3	V
V_{IX}	Differential Input Crossing Voltage[5]	CLK, FBIN	(V_{DDQ}/2) – 0.2	V_{DDQ}/2	(V_{DDQ}/2) + 0.2	V
I_{IN}	Input Current [CLK, FBIN, PD#]	V_{IN} = 0V or V_{IN} = V_{DDQ}	–10		10	µA
I_{OL}	Output Low Current	V_{DDQ} = 2.375V, V_{OUT} = 1.2V	26	35		mA
I_{OH}	Output High Current	V_{DDQ} = 2.375V, V_{OUT} = 1V	–28	–32		mA
V_{OL}	Output Low Voltage	V_{DDQ}= 2.375V, I_{OL} = 12 mA			0.6	V
V_{OH}	Output High Voltage	V_{DDQ} = 2.375V, I_{OH} = –12 mA	1.7			V
V_{OUT}	Output Voltage Swing[6]		1.1		V_{DDQ} – 0.4	V
V_{OC}	Output Crossing Voltage[7]		(V_{DDQ}/2) – 0.2	V_{DDQ}/2	(V_{DDQ}/2) + 0.2	V
I_{OZ}	High-Impedance Output Current	V_O = GND or V_O = V_{DDQ}	–10		10	µA
I_{DDQ}	Dynamic Supply Current[8]	All V_{DDQ}, F_O = 170 MHz		235	300	mA
I_{DD}	PLL Supply Current	V_{DDA} only		9	12	mA
I_{DDS}	Standby Supply Current	PD# = 0 and CLK/CLK# < 10 MHz			100	µA
Cin	Input Pin Capacitance				4	pF

AC Electrical Specifications ($AV_{DD} = V_{DDQ}$ = 2.5V±5%, T_A = 0°C to +85°C) [9, 10]

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
f_{CLK}	Operating Clock Frequency	AV_{DD}, V_{DDQ} = 2.5V ± 0.2V	60		200	MHz
t_{DC}	Input Clock Duty Cycle		40		60	%
t_{LOCK}	Maximum PLL lock Time				100	µs
D_{TYC}	Duty Cycle[11]	60 MHz to 100 MHz	49.5	50	50.5	%
		101 MHz to 170 MHz	49		51	%
tsl(o)	Output Clocks Slew Rate	20%–80% of VOD	1		2	V/ns

Notes:

2. **Multiple Supplies:** The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Unused inputs must be held HIGH or LOW to prevent them from floating.
4. Differential input signal voltage specifies the differential voltage VTR–VCPI required for switching, where VTR is the true input level and VCP is the complementary input level. See *Figure 6*.
5. Differential cross-point input voltage is expected to track V_{DDQ} and is the voltage at which the differential signal must be crossing.
6. For load conditions see *Figure 6*.
7. The value of VOC is expected to be (VTR + VCP)/2. In case of each clock directly terminated by a 120Ω resistor. See *Figure 6*.
8. All outputs switching load with 14 pF in 60Ω environment. See *Figure 6*.
9. Parameters are guaranteed by design and characterization. Not 100% tested in production.
10. PLL is capable of meeting the specified parameters while supporting SSC synthesizers with modulation frequency between 30kHz and 50 kHz with a down spread or –0.5%.
11. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies. This is due to the formula: duty cycle = t_{WHC}/t_C, where the cycle time(tC) decreases as the frequency goes up.

AC Electrical Specifications (AV_{DD} = V_{DDQ} = 2.5V±5%, T_A = 0°C to +85°C)(continued)[9, 10]

Parameter	Description	Condition	Min.	Typ.	Max.	Unit
t_{PZL}, t_{PZH}	Output Enable Time[12] (all outputs)			3	25	ns
t_{PLZ}, t_{PHZ}	Output Disable Time[12] (all outputs)			3	8	ns
t_{CCJ}	Cycle to Cycle Jitter [10]	f > 66 MHz	–75	–	75	ps
tjit(h-per)	Half-period jitter[10, 13]	f > 66 MHz	–100	–	100	ps
t_{PLH}(t_{PD})	Low-to-High Propagation Delay, CLK to Y	Test Mode only	1.5	3.5	7.5	ns
t_{PHL}(t_{PD})	High-to-Low Propagation Delay, CLK to Y		1.5	3.5	7.5	ns
$t_{SK(O)}$	Any Output to Any Output Skew[14]				100	ps
t_{PHASE}	Phase Error[14]		–50		50	ps

Notes:
12. Refers to transition of non-inverting output.
13. Period jitter and half-period jitter specifications are separate specifications that must be met independently of each other.
14. All differential input and output terminals are terminated with 120Ω/16 pF, as shown in *Figure 5*.

Ordering Information

Part Number	Package Type	Product Flow
CY2SSTV857ZC-27	48-pin TSSOP	Commercial, 0° to 70°C
CY2SSTV857ZC-27T	48-pin TSSOP–Tape and Reel	Commercial, 0° to 70°C
CY2SSTV857ZI-27	48-pin TSSOP	Industrial, –40° to +85°C
CY2SSTV857ZI-27T	48-pin TSSOP–Tape and Reel	Industrial, –40° to +85°C
Lead-Free		
CY2SSTV857ZXC-27	48-pin TSSOP	Commercial, 0° to 70°C
CY2SSTV857ZXC-27T	48-pin TSSOP–Tape and Reel	Commercial, 0° to 70°C
CY2SSTV857ZXI-27	48-pin TSSOP	Industrial, –40° to +85°C
CY2SSTV857ZXI-27T	48-pin TSSOP–Tape and Reel	Industrial, –40° to +85°C

Package Drawing and Dimension

48-lead Thin Shrunk Small Outline Package, Type II (6 mm x 12 mm) Z48