

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

January 2003 Revised January 2003

100LVEL11 3.3V ECL 1:2 Differential Fanout Buffer

General Description

FAIRCHILD

SEMICONDUCTOR

The 100LVEL11 is a low voltage 1:2 differential fanout buffer. One differential input signal is fanned out to two identical differential outputs. By supplying a constant reference level to one input pin a single ended input condition is created.

With inputs Open or both inputs at V_{EE} , the differential Q outputs default LOW and \overline{Q} outputs default HIGH. The 100 series is temperature compensated.

Features


- Typical propagation delay of 330 ps
- Typical I_{EE} of 24 mA
- Typical skew of 5 ps between outputs
- Internal pull-down resistors on D
- Fairchild MSOP-8 package is a drop-in replacement to ON TSSOP-8
- Meets or exceeds JEDEC specification EIA/JESD78 IC latch-up tests
- Moisture Sensitivity Level 1
- ESD Performance: Human Body Model > 2000V
- Machine Model > 200V

Ordering Code:


	Package	Product	
Order Number	Number	Code	Package Description
		Top Mark	
100LVEL11M	M08A	KVL11	8-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
100LVEL11M8 (Preliminary)	MA08D	KV11	8-Lead Molded Small Outline Package (MSOP), JEDEC MO-187, 3.0mm Wide

Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Logic Diagram



Pin Descriptions

Pin Name	Description
$Q_0, \overline{Q}_0, Q_1, \overline{Q}_1$	ECL Data Outputs
D, D	ECL Data Inputs
/ _{cc}	Positive Supply
V _{EE}	Negative Supply

© 2003 Fairchild Semiconductor Corporation DS500775

www.fairchildsemi.com

Absolute Maximum Ratings(Note 1)

PECL Supply Voltage (V_{CC}) $V_{EE} = 0V$	0.0V to +8.0V
NECL Supply Voltage (V _{EE}) $V_{CC} = 0V$	0.0V to -8.0V
PECL DC Input Voltage (VI) $V_{EE} = 0V$	0.0V to +6.0V
NECL DC Input Voltage (V _I) $V_{CC} = 0V$	0.0V to -6.0V
DC Output Current (I _{OUT})	
Continuous	50 mA
Surge	100 mA
Storage Temperature (T _{STG})	$-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions

PECL Power Supply Operating (V_{EE} = 0V)

NECL Power Supply Operating

 $V_{CC} = 3.0V$ to 3.8V

 $(V_{CC} = 0V)$

 $V_{EE} = -3.8V \text{ to } -3.0V$ -40°C to +85°C

 $\label{eq:FreeAirOperating Temperature (T_A) $-40^{\circ}C$ to +85^{\circ}C$. Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.$

LVPECL DC Electrical Characteristics $V_{CC} = 3.3V$; $V_{EE} = 0.0V$ (Note 2)

Symbol	Parameter		−40°C			25°C		85°C			Units
	Falameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
I _{EE}	Power Supply Current		24	28		24	28		25	30	mA
V _{OH}	Output HIGH Voltage (Note 3)	2215	2295	2420	2275	2345	2420	2275	2345	2420	mV
V _{OL}	Output LOW Voltage (Note 3)	1470	1605	1745	1490	1595	1680	1490	1595	1680	mV
V _{IH}	Input HIGH Voltage (Single Ended)	2135		2420	2135		2420	2135		2420	mV
V _{IL}	Input LOW Voltage (Single Ended)	1490		1825	1490		1825	1490		1825	mV
VIHCMR	Input HIGH Voltage Common Mode										
	Range (Differential) (Note 4)										
	V _{PP} < 500mV	1.2		3.1	1.1		3.1	1.1		3.1	v
	$V_{PP} \ge 500 mV$	1.4		3.1	1.3		3.1	1.3		3.1	v
IIH	Input HIGH Current (Note 5)			150			150			150	μA
IIL	Input LOW Current (Note 5) D	0.5			0.5			0.5			
	ס	-600			-600			-600			μA

Note 2: Input and output parameters vary 1 to 1 with V_CC. V_EE can vary \pm 0.3V.

Note 3: Outputs are terminated through a 50 Ω Resistor to V_CC – 2.0V.

Note 4: V_{IHCMR} minimum varies 1 to 1 with V_{EE}. V_{IHCMR} maximum varies 1-to-1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PPMIN} and 1V.

Note 5: Absolute value of the input HIGH and LOW current should not exceed the absolute value of the stated Min or Max specification.

Note: Devices are designed to meet the DC specifications after thermal equilibrium has been established. Circuit is tested with air flow greater than 500LFPM maintained.

LVNECL DC Electrical Characteri	StiCS V _{CC} = 0.0V; V _{EE} = -3.3V (Note 6)
---------------------------------	---

Symbol	Parameter	-40°C				25°C			Units			
	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	
I _{EE}	Power Supply Current		24	28		24	28		25	30	mA	
V _{OH}	Output HIGH Voltage (Note 7)	-1085	-1005	-880	-1025	-955	-880	-1025	-955	-880	mV	
V _{OL}	Output LOW Voltage (Note 7)	-1830	-1695	-1555	-1810	-1705	-1620	-1810	-1705	-1620	mV	
VIH	Input HIGH Voltage (Single Ended)	-1165		-880	-1165		-880	-1165		-880	mV	
VIL	Input LOW Voltage (Single Ended)	-1810		-1475	-1810		-1475	-1810		-1475	mV	
VIHCMR	Input HIGH Voltage Common Mode											
	Range (Differential) (Note 8)											
	V _{PP} < 500mV	-2.1		-0.2	-2.2		-0.2	-2.2		-0.2	V	
	$V_{PP} \ge 500 mV$	-1.9		-0.2	-2.0		-0.2	-2.0		-0.2	V	
I _{IH}	Input HIGH Current (Note 9)			150			150			150	μA	
IIL	Input LOW Current (Note 9) D	0.5			0.5			0.5				
	D	-600			-600			-600			μA	

Note 6: Input and output parameters vary 1 to 1 with V_{CC}. V_{EE} can vary $\pm 0.3 V.$

Note 7: Outputs are terminated through a 50 Ω Resistor to V_CC – 2.0V.

Note 8: V_{IHCMR} minimum varies 1-to-1 with V_{EE} . V_{IHCMR} maximum varies 1 to 1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal. Normal operation is obtained if the HIGH level falls within the specified range and the peak-to-peak voltage lies between V_{PPMIN} and 1V.

Note 9: Absolute value of the input HIGH and LOW current should not exceed the absolute value of the stated Min or Max specification.

Note: Devices are designed to meet the DC specifications after thermal equilibrium has been established. Circuit is tested with air flow greater than 500LFPM maintained.

AC Electrical Characteristics $V_{CC} = 3.3V$; $V_{EE} = 0.0V$ or $V_{CC} = 0.0V$; $V_{EE} = -3.3V$ (Note 10)(Note 11)

Symbol	Parameter	−40°C			25°C			85°C			Units	Figure
	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units	Number
f _{MAX}	Maximum Toggle Frequency	1			1			1			GHz	
t _{PLH} , t _{PHL}	Propagation Delay to Output	215		385	235	330	405	250		435	ps	Figure 1
t _{SKEW}	Within Device Skew (Note 12)		5	20		5	20		5	20	ps	
	Duty Cycle Skew (Note 13)		5	20		5	20		5	20		
t _{JITTER}	Cycle-to-Cycle Jitter		TBD			TBD			TBD			
V _{PP}	Input Swing	200		1000	200		1000	200		1000	mV	Figure 1
t _r , t _f	Output Rise Times Q (20% to 80%)	120		320	120		320	120		320	ps	Figure 2


Note 10: V_{EE} can vary ±0.3V.


Note 11: Measured using a 750 mV input swing centered at V_{CC} - 1.32V; 50% duty cycle clock source; $t_r = t_f = 250$ ps (20% - 80%) at $f_{IN} = 1$ MHz. All loading with 50 Ω to V_{CC} - 2.0V.

Note 12: Within-device skew defined as identical transitions on similar paths through a device.


Note 13: Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device under identical conditions.

100LVEL11





www.fairchildsemi.com



www.fairchildsemi.com