

阅读申明

1. 本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2. 本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3. 本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
4. 如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".


Features

- 3.3V version of PI49FCT804T
- Low output skew: 0.7ns
- Clock busing with Hi-Z state control
- TTL input and output levels, reducing problematic “ground bounce”
- Extremely low static power (1mW, typical)
- Hysteresis on all inputs
- ESD protection exceeds 2000V
- Industrial Operation: -40°C to 85°C
- Packaging (Pb-free & Green available):
 - 16-pin 300-mil wide plastic SOIC (S)


Description

Pericom Semiconductor's PI49FCT3804 is a non-inverting clock driver designed with two independent groups of buffers. These buffers have Hi-Z state Output Enable inputs (active LOW) with a 1-in, 4-out configuration per group. Each clock driver consists of two banks of drivers, driving four outputs each from a standard TTL compatible CMOS input.

Block Diagram



Pin Configuration



Pin Description

Pin Name	Description
\overline{OE}_A , \overline{OE}_B	Hi-Z State Output Enable Inputs (Active LOW)
IN_A , IN_B	Clock Inputs
OA_N , OB_N	Clock Outputs
GND	Ground
V_{CC}	Power

Truth Table⁽¹⁾

Inputs		Outputs
\overline{OE}_A , \overline{OE}_B	IN_A , IN_B	OA_N , OB_N
L	L	L
L	H	H
H	L	Z
H	H	Z

Notes:

H = High Voltage Level

L = Low Voltage Level

Z = High Impedance

Capacitance ($T_A=25^\circ C$, $f=1\text{ MHz}$)

Parameters ⁽¹⁾	Description	Test Conditions	Typ.	Max.	Units
C_{IN}	Input Capacitance	$V_{IN} = 0V$	6	10	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	8	12	pF

Note:

1. This parameter is determined by device characterization but is not production tested.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	-65°C to +150°C
Ambient Temperature with Power Applied	-40°C to +85°C
Supply Voltage to Ground Potential	-0.5V to +7.0V
DC Input Voltage	-0.5V to +7.0V
DC Output Current	120mA
Power Dissipation	0.5W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Range

Ambient Temperature = -40°C to +85°C
V _{CC} = 3.3V ± 0.3V

DC Electrical Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -0.1mA I _{OH} = -8mA	V _{CC} - 0.2 2.4 ⁽³⁾	— 3.0	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 0.1mA I _{OL} = 16mA I _{OL} = 24mA	— — —	— 0.2 0.3	0.2 0.4 0.5	V
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level	Input Pins	2.0	—	5.5	V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level	Input Pins	-0.5	—	0.8	V
I _{IH}	Input HIGH Current	V _{CC} = Max.	V _{IN} = V _{CC} (Input Pins)	—	—	1	µA
I _{IL}	Input LOW Current	V _{CC} = Max.	V _{IN} = GND (Input & I/O Pins)	—	—	-1	µA
I _{OZH}	High Impedance	V _{CC} = Max.	V _{OUT} = V _{CC}	—	—	1	µA
I _{OZL}	Output Current	(Hi-Z State Output Pins)	V _{OUT} = GND	—	—	-1	µA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18mA		—	-0.7	-1.2	V
I _{ODH}	Output HIGH Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽⁴⁾		-35	-60	-110	mA
I _{ODL}	Output LOW Current	V _{CC} = 3.3V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽⁴⁾		50	90	200	mA
I _{os}	Short Circuit Current ⁽⁵⁾	V _{CC} = Max., V _{OUT} = GND ⁽⁵⁾		-60	-135	-240	mA
V _H	Input Hysteresis			—	150	—	mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 3.3V, +25°C ambient and maximum loading.
3. V_{OH} = V_{CC} - 0.6V at rated current.
4. This parameter is determined by device characterization but is not production tested.
5. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} =Max.	V _{IN} =GND or V _{CC}	—	3	30	μA
ΔI _{CC}	Supply Current per Inputs @ TTL HIGH	V _{CC} =Max.	V _{IN} =V _{CC} −0.6V ⁽³⁾	—	2.0	300	μA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} =Max., Outputs Open OE _A or OE _B =GND Per Output Toggling 50% Duty Cycle	V _{IN} =V _{CC} V _{IN} =GND	—	0.08	0.16	mA/ MHz
I _C	Total Power Supply Current ⁽⁶⁾	V _{CC} =Max., Outputs Open f _O =10 MHz 50% Duty Cycle OE _A or OE _B =GND Mon. Output Toggling	V _{IN} =V _{CC} V _{IN} =GND	—	3.3	9.0 ⁽⁵⁾	mA
		V _{CC} =Max., Outputs Open f _O =10 MHz 50% Duty Cycle OE _A or OE _B =GND Mon. Output Toggling	V _{IN} =V _{CC} −0.6V V _{IN} =GND	—	3.3	10.0 ⁽⁵⁾	
		V _{CC} =Max., Outputs Open f _O =2.5 MHz 50% Duty Cycle OE _A or OE _B =GND Eleven Outputs Toggling	V _{IN} =V _{CC} V _{IN} =GND	—	1.8	6.0 ⁽⁵⁾	
		V _{CC} =Max., Outputs Open f _O =2.5 MHz 50% Duty Cycle OE _A or OE _B =GND Eleven Outputs Toggling	V _{IN} =V _{CC} −0.6V V _{IN} =GND	—	1.8	7.0 ⁽⁵⁾	

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.

2. Typical values are at V_{CC} = 3.3V, +25°C ambient.

3. Per TTL driven input (V_{IN} = V_{CC} − 0.6V); all other inputs at V_{CC} or GND.

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_C formula. These limits are guaranteed but not tested.

6. I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}

I_C = I_{CC} + ΔI_{CC} D_HN_T + I_{CCD} (f_ON_O)

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input (V_{IN} = V_{CC} − 0.6V)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_O = Output Frequency

N_O = Number of Outputs at f_O

All currents are in millamps and all frequencies are in megahertz.


Switching Characteristics over Operating Range

Parameters	Description	Conditions ⁽¹⁾	3804		3804A		Units	
			Com.		Com.			
			Min.	Max.	Min.	Max.		
t_{PLH}	Propagation Delay IN_A to OA_N , IN_B to OB_N	$C_L = 50\text{pF}$ $R_L = 500\Omega$	1.5	6.5	1.5	5.8	ns	
t_{PHL}	Output Enable Time \overline{OE}_A to OA_N , \overline{OE}_B to OB_N		1.5	8.0	1.5	8.0	ns	
t_{PHZ}	Output Disable Time \overline{OE}_A to OA_N , \overline{OE}_B to OB_N		1.5	7.0	1.5	7.0	ns	
$t_{skew(o)}^{(3)}$	Skew between two outputs of same package (same transition)		—	0.8	—	0.7	ns	
$t_{skew(p)}^{(3)}$	Skew between opposite transitions ($t_{PHL}-t_{PLH}$) of the same output		—	1.0	—	0.8	ns	
$t_{skew(t)}^{(3)}$	Skew between two outputs of different package at same temperature (same transition)		—	1.6	—	1.4	ns	

Notes:

1. See test circuit and waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. Skew measured at worse cast temperature (max. temp).

Test Circuits For All Outputs⁽¹⁾



Switch Position

Test	Switch
Disable LOW	6V
Enable LOW	GND
Disable HIGH	GND
Enable HIGH	6V
All Other Inputs	Open


DEFINITIONS:

C_L = Load capacitance: includes jig and probe capacitance.


R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

Switching Waveforms


Propagation Delay




Output Skew – $t_{SK(o)}$



Enable and Disable Times




Pulse Skew – $t_{SK(p)}$




$$t_{SK(p)} = |t_{PHL} - t_{PLH}|$$

Package Skew – $t_{SK(t)}$



$$t_{SK(t)} = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

Packaging Mechanical: 16-pin 300-mil SOIC (S)



Ordering Information

Ordering Code	Package Code	Speed Grade	Package Type
PI49FCT3804S	S	Blank	16-pin 300-mil SOIC
PI49FCT3804SE	S	Blank	Pb-free & Green, 16-pin 300-mil SOIC
PI49FCT3804AS	S	A	16-pin 300-mil SOIC
PI49FCT3804ASE	S	A	Pb-free & Green, 16-pin 300-mil SOIC

Notes:

1. Thermal characteristics can be found on the company web site at www.pericom.com/packaging/