# 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



# 8:1, DIFFERENTIAL-TO-3.3V or 2.5V LVPECL/ECL CLOCK MULTIPLEXER

ICS853058

## **General Description**




he ICS853058 is an 8:1 Differential-to-3.3V or 2.5V LVPECL / ECL Clock Multiplexer which can operate up to 2.8GHz and is a member of the HiPerClockS<sup>™</sup> family of High Performance Clock Solutions from IDT. The ICS853058 has 8 differential selectable

clock inputs. The PCLK, nPCLK input pairs can accept LVPECL, LVDS, CML or SSTL levels. The fully differential architecture and low propagation delay make it ideal for use in clock distribution circuits. The select pins have internal pulldown resistors. The SEL2 pin is the most significant bit and the binary number applied to the select pins will select the same numbered data input (i.e., 000 selects PCLK0, nPCLK0).


#### **Features**

- High speed 8:1 differential muliplexer
- One differential 3.3V or 2.5V LVPECL output
- Eight selectable differential PCLKx/nPCLKx input pairs
- Differential PCLKx/nPCLKx pairs can accept the following interface levels: LVPECL, LVDS, CML, SSTL
- Maximum output frequency: 2.8GHz
- Translates any single ended input signal to LVPECL levels with resistor bias on nPCLKx input
- RMS phase jitter @ 155.52MHz: 0.212ps (typical)
- Part-to-part skew: 325ps (maximum)
- Propagation delay: 450ps (maximum)
- LVPECL mode operating voltage supply range:
   V<sub>CC</sub> = 2.375V to 3.465V, V<sub>EE</sub> = 0V
- ECL mode operating voltage supply range:  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V
- -40°C to 85°C ambient operating temperature
- Available in both standard (RoHS 5) and lead-free (RoHS 6) packages

# **Block Diagram**



# **Pin Assignment**



ICS853S057I

24-Lead TSSOP 4.4mm x 7.8mm x 0.925mm package body G Package Top View

**Table 1. Pin Descriptions** 

Number	Name	7	Гуре	Description
1	PCLK0	Input	Pulldown	Non-inverting differential clock input.
2	nPCLK0	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
3	PCLK1	Input	Pulldown	Non-inverting differential clock input.
4	nPCLK1	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
5, 20	V <sub>CC</sub>	Power		Positive supply pins.
6, 7, 8	SEL0, SEL1, SEL2	Input	Pulldown	Clock select input pins. LVCMOS/LVTTL interface levels.
9	PCLK2	Input	Pulldown	Non-inverting differential clock input.
10	nPCLK2	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
11	PCLK3	Input	Pulldown	Non-inverting differential clock input.
12	nPCLK3	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
13	nPCLK4	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
14	PCLK4	Input	Pulldown	Non-inverting differential clock input.
15	nPCLK5	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
16	PCLK5	Input	Pulldown	Non-inverting differential clock input.
17	V <sub>EE</sub>	Power		Negative supply pin.
18, 19	nQ, Q	Output		Differential output pair. LVPECL interface levels.
21	nPCLK6	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
22	PCLK6	Input	Pulldown	Non-inverting differential clock input.
23	nPCLK7	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>CC</sub> /2 default when left floating.
24	PCLK7	Input	Pulldown	Non-inverting differential clock input.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R <sub>PULLDOWN</sub>	Pulldown Resistor			75		kΩ
R <sub>VCC/2</sub>	Pullup/Pulldown Resistor			50		kΩ

## **Function Tables**

**Table 3. Control Input Function Table** 

	Inputs	Out	puts	
SEL2	SEL1	SEL0	Q	nQ
0	0	0	PCLK0	nPCLK0
0	0	1	PCLK1	nPCLK1
0	1	0	PCLK2	nPCLK2
0	1	1	PCLK3	nPCLK3
1	0	0	PCLK4	nPCLK4
1	0	1	PCLK5	nPCLK5
1	1	0	PCLK6	nPCLK6
1	1	1	PCLK7	nPCLK7

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>CC</sub>	5.5V (LVPECL mode, V <sub>EE</sub> = 0V)
Negative Supply Voltage, V <sub>EE</sub>	-5.5V (ECL mode, V <sub>CC</sub> = 0V)
Inputs, V <sub>I</sub> (LVPECL mode)	-0.5V to V <sub>CC</sub> + 0.5V
Inputs, V <sub>I</sub> (ECL mode)	0.5V to V <sub>EE</sub> – 0.5V
Outputs, I <sub>O</sub> Continuos Current Surge Current	50mA 100mA
Operating Temperature Range, T <sub>A</sub>	-40°C to +85°C
Package Thermal Impedance, $\theta_{JA}$	70°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{CC} = 2.375V$  to 3.465V;  $V_{EE} = 0V$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>CC</sub>	Positive Supply Voltage		2.375	3.3	3.465	V
I <sub>EE</sub>	Power Supply Current				47	mA

Table 4B. LVCMOS/LVTTL DC Characteristics,  $V_{CC}$  = 2.375V to 3.465V;  $V_{EE}$  = 0V,  $T_A$  = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current	SEL[0:2]	$V_{CC} = V_{IN} = 3.465 V \text{ or } 2.625 V$			150	μΑ
I <sub>IL</sub>	Input Low Current	SEL[0:2]	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ

Table 4C. LVPECL DC Characteristics,  $V_{CC} = 2.375V$  to 3.465V;  $V_{EE} = 0V$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
I <sub>IH</sub>	Input High Current	PCLK[0:7], nPCLK[0:7]	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
	Input Low	PCLK[0:7]	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
l IIL	Current	nPCLK[0:7]	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-150			μΑ
V <sub>PP</sub>	Peak-to-Peak I	nput Voltage		0.15		1.5	٧
V <sub>CMR</sub>	Common Mode NOTE 1, 2	e Range;		1.2		V <sub>CC</sub>	V
V <sub>OH</sub>	Output High Vo	oltage; NOTE 3		V <sub>CC</sub> – 1.125		V <sub>CC</sub> - 0.935	V
V <sub>OL</sub>	Output Low Vo	Itage; NOTE 3		V <sub>CC</sub> – 1.895		V <sub>CC</sub> - 1.670	٧
V <sub>SWING</sub>	Peak-to-Peak Output Voltage	Swing		0.6		1.0	V

NOTE 1: Common mode voltage is defined as  $V_{\text{IH}}$ .

NOTE 2: V<sub>IL</sub> should not be less than -0.3V.

NOTE 3: Outputs terminated with  $50\Omega$  to  $\mbox{V}_{\mbox{CC}}$  –  $2\mbox{V}$ 

Table 4D. ECL DC Characteristics,  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V,  $T_A = -40$ °C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Vol	tage; NOTE 1		-1.225		-0.935	V
V <sub>OL</sub>	Output Low Volt	age; NOTE 1		-1.895		-1.67	٧
$V_{PP}$	Peak-to-Peak In	put Voltage		0.15		1.5	V
V <sub>CMR</sub>	Input High Volta Range; NOTE 2	ge Common Mode , 3		V <sub>EE</sub> + 1.2		0	V
I <sub>IH</sub>	Input High Current	PCLK[0:7], nPCLK[0:7]	V <sub>CC</sub> = V <sub>IN</sub> = 3.465V or 2.625V			150	μΑ
I <sub>IL</sub>	Input	PCLK[0:7]	V <sub>CC</sub> = 3.465V or 2.625V, V <sub>IN</sub> = 0V	-10			μΑ
IL .	Low Current	nPCLK[0:7]		-150			μA

NOTE 1: Outputs terminated with 50  $\!\Omega$  to V  $_{CC}$  – 2V.

NOTE 2: Common mode voltage is defined as VIH.

NOTE 3:  $V_{IL}$  should not be less than -0.3V

## **AC Electrical Characteristics**

Table 5. AC Characteristics,  $V_{CC} = 0V$ ,  $V_{EE} = -3.465V$  to -2.375V or  $V_{CC} = 2.375$  to 3.465V,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				2.8	GHz
fjit	Buffer Additive Phase Jitter, RMS; refer to Additive Phase Jitter section	155.52MHz, 12kHz – 20MHz		0.212		ps
t <sub>PD</sub>	Propagation Delay; NOTE 1		125		450	ps
tsk(pp)	Part-to-Part Skew; NOTE 2, 3				325	ps
tsk(i)	Input Skew				75	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	75		220	ps
MUX <sub>ISOLATION</sub>	MUX Isolation	155.52MHz, Input Peak-to-Peak = 800mV		-55		dB

All parameters measured up to 1.3GHz, unless otherwise noted.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.


NOTE 2: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 3: This parameter is defined according with JEDEC Standard 65.

### **Additive Phase Jitter**

The spectral purity in a band at a specific offset from the fundamental compared to the power of the fundamental is called the *dBc Phase Noise*. This value is normally expressed using a Phase noise plot and is most often the specified plot in many applications. Phase noise is defined as the ratio of the noise power present in a 1Hz band at a specified offset from the fundamental frequency to the power value of the fundamental. This ratio is expressed in decibels (dBm) or a ratio of the power in the 1Hz band


to the power in the fundamental. When the required offset is specified, the phase noise is called a *dBc* value, which simply means dBm at a specified offset from the fundamental. By investigating jitter in the frequency domain, we get a better understanding of its effects on the desired application over the entire time record of the signal. It is mathematically possible to calculate an expected bit error rate given a phase noise plot.




As with most timing specifications, phase noise measurements has issues relating to the limitations of the equipment. Often the noise floor of the equipment is higher than the noise floor of the

device. This is illustrated above. The device meets the noise floor of what is shown, but can actually be lower. The phase noise is dependent on the input source and measurement equipment.


## **Parameter Measurement Information**




**LVPECL Output Load AC Test Circuit** 




**Differential Input Level** 




**Part-to-Part Skew** 



**Output Rise/Fall Time** 




**Propagation Delay** 



Input Skew

## **Parameter Measurement Information, continued**



**MUX** Isolation

# **Application Information**

## Wiring the Differential Input to Accept Single Ended Levels

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage V\_REF =  $V_{CC}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{CC}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.




Figure 1. Single-Ended Signal Driving Differential Input

## **LVPECL Clock Input Interface**

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both  $V_{SWING}$  and  $V_{OH}$  must meet the  $V_{PP}$  and V<sub>CMR</sub> input requirements. Figures 2A to 2E show interface examples for the HiPerClockS PCLK/nPCLK input driven by the

most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.





Figure 2A. HiPerClockS PCLK/nPCLK Input Driven by a CML Driver



Driven by a Built-In Pullup CML Driver




Figure 2C. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver




Figure 2D. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVPECL Driver with AC Couple




Figure 2E. HiPerClockS PCLK/nPCLK Input **Driven by an SSTL Driver** 




Figure 2F. HiPerClockS PCLK/nPCLK Input Driven by a 3.3V LVDS Driver

### **Recommendations for Unused Input Pins**

### Inputs:

#### **PCLK/nPCLK INPUTS**

For applications not requiring the use of the differential input, both PCLK and nPCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### **LVPECL Control Pins**

All control pins have internal pull-downs; additional resistance is not required but can be added for additional protection. A 1k $\Omega$  resistor can be used.

## **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$ 

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3A. 3.3V LVPECL Output Termination




Figure 3B. 3.3V LVPECL Output Termination

## **Termination for 2.5V LVPECL Outputs**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{CC}$  – 2V. For  $V_{CC}$  = 2.5V, the  $V_{CC}$  – 2V is very close to

ground level. The R3 in Figure 4B can be eliminated and the termination is shown in *Figure 4C*.




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4B. 2.5V LVPECL Driver Termination Example




Figure 4C. 2.5V LVPECL Driver Termination Example

## **Schematic Example**

An application schematic example of ICS853058 is shown in *Figure 5*. The inputs can accept various types of differential signals. In this example, the inputs are driven by LVPECL drivers. The ICS853058 output is an LVPECL driver. An example of LVPECL terminations is shown in this schematic. Other

termination approaches are available in the LVPECL Termination Application Note. It is recommended at least one decoupling capacitor per power pin. The decoupling capacitor should be low ESR and located as close as possible to the power pin.




Figure 5. ICS853058 Schematic Example

#### **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS853058. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS853058 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{CC} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>CC MAX</sub> \* I<sub>EE MAX</sub> = 3.465V \* 47mA = 162.86mW
- Power (outputs)<sub>MAX</sub> = **30.94mW/Loaded Output pair**

Total Power\_MAX (3.465V, with all outputs switching) = 162.86mW + 3.94mW = 193.8mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming a moderate air flow of 1 meter per second and a multi-layer board, the appropriate value is 65°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.194\text{W} * 65^{\circ}\text{C/W} = 97.6^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 24 Lead TSSOP, Forced Convection

	$\theta_{\text{JA}}$ by Velocity		
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W

#### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 6.




Figure 6. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load, and a termination voltage of  $V_{CC} - 2V$ .

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{CC\_MAX} 0.935V$   $(V_{CC\_MAX} V_{OH\_MAX}) = 0.935V$
- For logic low, V<sub>OUT</sub> = V<sub>OL\_MAX</sub> = V<sub>CC\_MAX</sub> 1.67V
   (V<sub>CC\_MAX</sub> V<sub>OL\_MAX</sub>) = 1.67V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = [(V_{OH\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OH\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OH\_MAX}) = [(2V - 0.935V)/50\Omega] * 0.935V = \textbf{19.92mW}$$

$$Pd\_L = [(V_{OL\_MAX} - (V_{CC\_MAX} - 2V))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - (V_{CC\_MAX} - V_{OL\_MAX}))/R_L] * (V_{CC\_MAX} - V_{OL\_MAX}) = [(2V - 1.67V)/50\Omega] * 1.67V = \textbf{11.2mW}$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 30.94mW

# **Reliability Information**

Table 7.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 24 Lead TSSOP


$\theta_{JA}$ by Velocity				
Meters per Second	0	1	2.5	
Multi-Layer PCB, JEDEC Standard Test Boards	70°C/W	65°C/W	62°C/W	

### **Transistor Count**

The transistor count for ICS853058 is: 326

# **Package Outline and Package Dimension**

Package Outline - G Suffix for 24 Lead TSSOP



**Table 8. Package Dimensions** 

All Dim	All Dimensions in Millimeters						
Symbol	Minimum Maximum						
N	2	4					
Α		1.20					
A1	0.5	0.15					
A2	0.80	1.05					
b	0.19	0.30					
С	0.09	0.20					
D	7.70	7.90					
E	6.40	Basic					
E1	4.30	4.50					
е	0.65	Basic					
L	0.45	0.75					
α	0°	8°					
aaa		0.10					

Reference Document: JEDEC Publication 95, MO-153

## **Ordering Information**

### **Table 9. Ordering Information**

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
ICS853058AG	ICS853058AG	24 Lead TSSOP	Tube	-40°C to 85°C
ICS853058AGT	ICS853058AG	24 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C
ICS853058AGLF	ICS853058AGL	"Lead-Free" 24 Lead TSSOP	Tube	-40°C to 85°C
ICS853058AGLFT	ICS853058AGL	"Lead-Free" 24 Lead TSSOP	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
А	T4D T9	4 16	ECL DC Characteristics Table - correct V <sub>PP</sub> unit of measure from mV to V. Ordering Information Table - added Lead-Free part number.	5/12/08

## **Contact Information:**

www.IDT.com

#### Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### **Technical Support**

netcom@idt.com +480-763-2056

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800-345-7015 (inside USA) +408-284-8200 (outside USA)

