

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".





Low Skew Buffers

General Description

The **ICS9179B-01** generates SDRAM clock buffers required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Pentium II. An output enable is provided for testability.

The device is a buffer with low output to output skew. This is a Fanout buffer device, not using an internal PLL. This buffer can also be a feedback to an external PLL stage for phase synchronization to a master clock.

The individual clock outputs are addressable through I^2C to be enabled, or stopped in a low state for reduced EMI when the lines are not needed.

Features

- High speed, low noise non-inverting (0:17) buffer for SDRAM clock buffer applications.
- Supports up to four SDRAM DIMMS
- Synchronous clocks skew matched to 250 ps window on SDRAM.
- I²C Serial Configuration interface to allow individual clocks to be stopped.
- Multiple VDD, VSS pins for noise reduction
- Tri-state pin for testing
- Custom configurations available
- 3.0V 3.7V supply range
- 48-pin SSOP package

Block Diagram



Pin Configuration



48-Pin SSOP



Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
4, 5, 8, 9	SDRAM (0:3)	OUT	SDRAM Byte 0 clock outputs ¹
13, 14, 17, 18	SDRAM (4:7)	OUT	SDRAM Byte 1 clock outputs ¹
31, 32, 35, 36	SDRAM (8:11)	OUT	SDRAM Byte 2 clock outputs ¹
40, 41, 44, 45	SDRAM (12:15)	OUT	SDRAM Byte 3 clock outputs ¹
21, 28	SDRAM (16:17)	OUT	SDRAM clock outputs useable for feedback. ¹
11	BUF_IN	IN	Input for buffers
38	OE	IN	Tri-states all outputs when held LOW. Has internal pull-up. ²
24	SDATA	I/O	Data pin for I ² C circuitry ³
25	SCLK	I/O	Clock pin for I ² C circuitry ³
3, 7, 12, 16, 20, 29, 33, 37, 42, 46	VDD	PWR	3.3V Power supply for SDRAM buffer
6, 10, 15, 19, 22, 27, 30, 34, 39, 43	GND	PWR	Ground for SDRAM buffer
23	VDDS	PWR	3.3V Power supply for I ² C circuitry
26	GNDS	PWR	Ground for I ² C circuitry
1, 2, 47, 48	N/C	-	Pins are not internally connected

Notes:

1. At power up all eighteen SDRAM outputs are enabled and active.

2. OE has a 100K Ohm internal pull-up resistor to keep all outputs active.

The SDATA and SCLK inputs both also have internal pull-up resistors with values above 100K Ohms as well for complete platform flexibility. 3.

Power Groups

VDD = Power supply for SDRAM buffer VDDS = Power supply for I^2C circuitry

Ground Groups GND = Ground for SDRAM buffer GNDS = Ground for I^2C circuitry



Technical Pin Function Descriptions

VDD

This is the power supply to the internal core logic of the device as well as the clock output buffers for SDRAM(0:17).

This pin operates at 3.3V volts. Clocks from the listed buffers that it supplies will have a voltage swing from Ground to this level. For the actual guaranteed high and low voltage levels for the Clocks, please consult the DC parameter table in this data sheet.

GND

This is the power supply ground (common or negative) return pin for the internal core logic and all the output buffers.

SDRAM(0:17)

These Output Clocks are use to drive Dynamic RAM's and are low skew copies of the CPU Clocks. The voltage swing of the SDRAM's output is controlled by the supply voltage that is applied to VDD of the device, operates at 3.3 volts.

I²C

The SDATA and SCLOCK Inputs are use to program the device. The clock generator is a slave-receiver device in the I^2C protocol. It will allow read-back of the registers. See configuration map for register functions. The I^2C specification in Philips I^2C Peripherals Data Handbook (1996) should be followed.

BUF_IN

Input for Fanout buffers (SDRAM 0:17).

OE

OE tristates all outputs when held low.

VDDS

This is the power supply to I²C circuitry.

GNDS

This is the ground to I²C circuitry.



General I²C serial interface information

A. For the clock generator to be addressed by an I²C controller, the following address must be sent as a start sequence, with an acknowledge bit between each byte.

Then Byte 0, 1, 2, etc in sequence until STOP.

B. The clock generator is a slave/receiver I²C component. It can "read back "(in Philips I²C protocol) the data stored in the latches for verification. (set R/W# to 1 above). There is no BYTE count supported, so it does not meet the Intel SMB PIIX4 protocol.

Byte 0, 1, 2, etc in sequence until STOP.

- C. The data transfer rate supported by this clock generator is 100K bits/sec (standard mode)
- D. The input is operating at 3.3V logic levels.
- E. The data byte format is 8 bit bytes.
- F. To simplify the clock generator I²C interface, the protocol is set to use only block writes from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
- G. In the power down mode (PWR_DWN# Low), the SDATA and SCLK pins are tristated and the internal data latches maintain all prior programming information.
- H. At power-on, all registers are set to a default condition. Bytes 0 through 2 default to a 1 (Enabled output state).

Serial Configuration Command Bitmaps

Byte 0: SDRAM Clock Register



Functionality

Byte 1: SDRAM Clock Register

Byte 2: PCICLK Clock Register

		upply_cor e dap loa	dSDRAM (8:1	1)	SDRAM (12:15)	SDRAM (16:17)	
Bits604121 Notesting Activities	fAll _o static ir ©≡Disable	nov Mats _∓ VC a, outputs	D or GNDZ		Notes: Hi-Z	Hi-Z 0 = Disabled, outputs	neld low
	ler ∪p D∂t a B	UF_IN _3mA	1 X BUF_IN		1 X BUF_IN	1 X BUF_IN	
BL 2 (Herning)) BL 2 (Herning Action Reserve	d d	-					
BRUME 66MH Zet In Preserve	1 Powe	r Māna	agement				
Active 100MH2/afters before (BUF_IN = 100.00MHz)	v are estimate	es of targe 180m/	t specifications. A				



Absolute Maximum Ratings

Supply Voltage	7.0 V
Logic Inputs	GND –0.5 V to V_{DD} +0.5 V $$
Ambient Operating Temperature	0°C to +70°C
Storage Temperature	–65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



Electrical Characteristics - SDRAM

 T_A = 0 - 70C; V_{DD} = V_{DDL} = 3.3 V +/-5%; C_L = 20 - 30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Impedance	R _{DSP}	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	10		24	W
Output Impedance	R _{DSN}	$V_{\rm O} = V_{\rm DD}^{*}(0.5)$	10		24	W
Output High Voltage	V _{OH}	I _{OH} = -36 mA	2.4	3		V
Output Low Voltage	V _{OL}	I _{OL} = 23 mA		0.27	0.4	V
Output High Current	I _{OH}	V _{OH} = 2.0 V		-115	-54	mA
Output Low Current	I _{OL}	$V_{OL} = 0.8 V$	40	57		mA
Rise Time ¹	T _r	V _{OL} = 0.4 V, V _{OH} = 2.4 V	0.5	0.95	1.33	ns
Fall Time ¹	T _f	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5	0.95	1.33	ns
Duty Cycle ¹	Dt	V _T = 1.5 V	45	51	55	%
Skew ¹	T _{sk}	V _T = 1.5 V		110	250	ps
Propagation ¹	T _{PROP}	V _T = 1.5 V	1	5	6	ns
	T _{PROPEN}	V _T = 1.5 V	1		8	ns
	T _{PROPDIS}	V _T = 1.5 V	1		8	ns

¹Guarenteed by design, not 100% tested in production.



Ground 3.3V Power Plane

Ferrite 10µF Н Bead Tantalum 48 1 **General Layout Precautions:** 1) Use a ground plane on the top layer of the PCB in all areas not 47 2 -____3 = **4**6 -----4 45 5 44 **4**3 6 🕶 **42** ╢╌ᢕ╸ 8 41 40 9 10 🖚 • 39 38 11 **37** 13 36 readibility of diagram 2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI 35 14 V 15 🖚 **•**34 ●□┼╢─□■16 ●○ **33** Ηŀ 32 17 18 31 **-**30 19 🖚 29 ╺ᢕ┼╟──ᢕ╸ 21 28 22 🖚 • 27 **—**26

 \Box

= Ground Plane Connection

25

= Power Plane Conncetion Ο

= Solder Pads

24

- used by traces. 2) Make all power traces and vias as
- wide as possible to lower inductance.

Notes:

- 1 All clock outputs should have series terminating resistor. Not shown in all places to improve
- outputs.

Capacitor Values:

All unmarked capacitors are 0.01µF ceramic





SSOP Package

SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			Ν
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
Α	.095	.101	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.088	.090	.092					
В	.008	.010	.0135					
С	.005	-	.010					
D		See Variati	ons					
E	.292	.296	.299					
е		0.025 BS	С					
Н	.400	.406	.410					
h	.010	.013	.016					
L	.024	.032	.040					
N		See Variati	ons					
μ	0°	5°	8°					
Х	.085	.093	.100					

Ordering Information

9179BF-01LF

Example:



