

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER™ II

PRODUCT DISCONTINUATION NOTICE - LAST TIME BUY EXPIRES JANUARY 27, 2015

FEATURES:

- Guaranteed Low Skew < 25ps (max)
- Very low duty cycle distortion < 125ps (max)
- High speed propagation delay < 1.75ns (max)
- Up to 1GHz operation
- Selectable inputs
- · Hot insertable and over-voltage tolerant inputs
- 3.3V / 2.5V LVTTL, HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input interface
- · Selectable differential inputs to ten LVDS outputs
- Power-down mode
- 2.5V VDD
- Available in VFQFPN package

APPLICATIONS:


Clock distribution

FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The IDT5T9310 2.5V differential clock buffer is a user-selectable differential input to ten LVDS outputs. The fanout from a differential input to ten LVDS outputs reduces loading on the preceding driver and provides an efficient clock distribution network. The IDT5T9310 can act as a translator from a differential HSTL, eHSTL, LVEPECL (2.5V), LVPECL (3.3V), CML, or LVDS input to LVDS outputs. A single-ended 3.3V / 2.5V LVTTL input can also be used to translate to LVDS outputs. The redundant input capability allows for an asynchronous change-over from a primary clock source to a secondary clock source. Selectable reference inputs are controlled by SEL.


The IDT5T9310 outputs can be asynchronously enabled/disabled. When disabled, the outputs will drive to the value selected by the GL pin. Multiple power and grounds reduce noise.



The IDT logo is a registered trademark of Integrated Device Technology, Inc. INDUSTRIAL TEMPERATURE RANGE

JANUARY 2014

PIN CONFIGURATION



VFQFPN TOP VIEW

IDT5T9310 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max	Unit
Vdd	Power Supply Voltage	-0.5 to +3.6	V
VI	Input Voltage	-0.5 to +3.6	V
Vo	Output Voltage ⁽²⁾	-0.5 to VDD +0.5	V
Tstg	Storage Temperature	-65 to +150	°C
τJ	Junction Temperature	150	°C

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Not to exceed 3.6V.

RECOMMENDED OPERATING RANGE

Symbol	Description	Min.	Тур.	Max.	Unit
ТА	Ambient Operating Temperature	-40	+25	+85	°C
Vdd	Internal Power Supply Voltage	2.3	2.5	2.7	V

PIN DESCRIPTION

Symbol	I/O	Туре	Description
A[1:2]	1	Adjustable ^(1,4)	Clock input. A[1:2] is the "true" side of the differential clock input.
Ā[1:2]	I	Adjustable ^(1,4)	Complementary clock inputs. $\overline{A}_{[1:2]}$ is the complementary side of A[1:2]. For LVTTL single-ended operation, $\overline{A}_{[1:2]}$ should be set to the desired toggle voltage for A[1:2]:
			3.3V LVTTL VREF = 1650mV
			2.5V LVTTL VREF = 1250mV
G1	I	LVTTL	Gate control for differential outputs Q1 and \overline{Q}_1 through Q5 and \overline{Q}_5 . When \overline{G}_1 is LOW, the differential outputs are active. When \overline{G}_1 is HIGH, the differential outputs are asynchronously driven to the level designated by $GL^{(2)}$.
G2	I	LVTTL	Gate control for differential outputs Q ₆ and \overline{Q}_6 through Q ₁₀ and \overline{Q}_{10} . When \overline{G}_2 is LOW, the differential outputs are active. When \overline{G}_2 is HIGH, the differential outputs are asynchronously driven to the level designated by GL ⁽²⁾ .
GL	I	LVTTL	Specifies output disable level. If HIGH, "true" outputs disable HIGH and "complementary" outputs disable LOW. If LOW, "true" outputs disable LOW and "complementary" outputs disable HIGH.
Qn	0	LVDS	Clock outputs
Qn	0	LVDS	Complementary clock outputs
SEL	I	LVTTL	Reference clock select. When LOW, selects A ₂ and \overline{A}_2 . When HIGH, selects A ₁ and \overline{A}_1 .
PD	I	LVTTL	Power-down control. Shuts off entire chip. If LOW, the device goes into low power mode. Inputs and outputs are disabled. Both "true" and "complementary" outputs will pull to Vod. Set HIGH for normal operation. ⁽³⁾
Vdd		PWR	Power supply for the device core and inputs
GND		PWR	Power supply return for all power
NC			No connect; recommended to connect to GND

NOTES:

1. Inputs are capable of translating the following interface standards:

Single-ended 3.3V and 2.5V LVTTL levels

Differential HSTL and eHSTL levels

Differential LVEPECL (2.5V) and LVPECL (3.3V) levels

Differential LVDS levels

Differential CML levels

2. Because the gate controls are asynchronous, runt pulses are possible. It is the user's responsibility to either time the gate control signals to minimize the possibility of runt pulses or be able to tolerate them in down stream circuitry.

3. It is recommended that the outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting PD.

4. The user must take precautions with any differential input interface standard being used in order to prevent instability when there is no input signal.

INDUSTRIAL TEMPERATURE RANGE

CAPACITANCE⁽¹⁾ (TA = +25°C, F = 1.0MHz)

Symbol	Parameter	Min	Тур.	Max.	Unit
Cin	Input Capacitance	—	-	3	pF

NOTE:

1. This parameter is measured at characterization but not tested

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR

LVTTL	(1)					
Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit
Input Chara	cteristics					
Ін	Input HIGH Current	VDD = 2.7V	_	_	±5	μη
١L	Input LOW Current	VDD = 2.7V	_	—	±5	
Vik	Clamp Diode Voltage	Vdd = 2.3V, IIN = -18mA	-	- 0.7	- 1.2	V
Vin	DC Input Voltage		- 0.3	—	+3.6	V
Vih	DC Input HIGH		1.7	—	—	V
VIL	DC Input LOW		-	—	0.7	V
Vthi	DC Input Threshold Crossing Voltage		_	Voo /2	_	V
Vref	Single-Ended Reference Voltage ⁽³⁾	3.3V LVTTL	_	1.65	_	V
NOTES:		2.5V LVTTL	_	1.25	_	

NOTES:

2.5V LVTTL

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, +25°C ambient.

3. For A[1:2] single-ended operation, \overline{A} [1:2] is tied to a DC reference voltage.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE FOR DIF-FERENTIAL INPUTS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit		
Input Chara	Input Characteristics							
Ін	Input HIGH Current	Vdd = 2.7V	—	—	±5	μA		
lı.	Input LOW Current	Vdd = 2.7V	-	—	±5			
Vik	Clamp Diode Voltage	Vdd = 2.3V, Iin = -18mA	-	- 0.7	- 1.2	V		
Vin	DC Input Voltage		- 0.3	—	+3.6	V		
Vdif	DC Differential Voltage ⁽³⁾		0.1	—	—	V		
Vсм	DC Common Mode Input Voltage ⁽⁴⁾		0.05	_	Vdd	V		

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, +25°C ambient.

3. VDF specifies the minimum input differential voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The DC differential voltage must be maintained to guarantee retaining the existing HIGH or LOW input. The AC differential voltage must be achieved to guarantee switching to a new state.

4. VCM specifies the maximum allowable range of (VTR + VCP) /2.

DC ELECTRICAL CHARACTERISTICS OVER RECOMMENDED OPERATING RANGE FOR LVDS⁽¹⁾

Symbol	Parameter	Test Conditions	Min.	Typ. ⁽²⁾	Max	Unit		
Output Char	Output Characteristics							
Vot(+)	Differential Output Voltage for the True Binary State		247	—	454	mV		
Vot(-)	Differential Output Voltage for the False Binary State		247	—	454	mV		
ΔV от	Change in Vot Between Complementary Output States		_	—	50	mV		
Vos	Output Common Mode Voltage (Offset Voltage)		1.125	1.2	1.375	V		
ΔVos	Change in Vos Between Complementary Output States		—	—	50	mV		
los	Outputs Short Circuit Current	Vout + and Vout - = 0V	—	12	24	mA		
losd	Differential Outputs Short Circuit Current	Vout + = Vout -	—	6	12	mA		

NOTES:

1. See RECOMMENDED OPERATING RANGE table.

2. Typical values are at VDD = 2.5V, TA = +25°C ambient.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR HSTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	750	mV
Dн	Duty Cycle	50	%
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 750mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR eHSTL

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	1	V
Vx	Differential Input Signal Crossing Point ⁽²⁾	900	mV
Dн	Duty Cycle	50	%
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

1. The 1V peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 900mV crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVEPECL (2.5V) AND LVPECL (3.3V)

Parameter		Value	Units
Input Signal Swing ⁽¹⁾		732	mV
Differential Input Signal Crossing Point ⁽²⁾	LVEPECL	1082	mV
	LVPECL	1880	
Duty Cycle		50	%
Input Timing Measurement Reference Level ⁽³⁾		Crossing Point	V
Input Signal Edge Rate ⁽⁴⁾		2	V/ns
	Input Signal Swing ⁽¹⁾ Differential Input Signal Crossing Point ⁽²⁾ Duty Cycle Input Timing Measurement Reference Level ⁽³⁾	Input Signal Swing ⁽¹⁾ Differential Input Signal Crossing Point ⁽²⁾ LVEPECL UVPECL Duty Cycle Input Timing Measurement Reference Level ⁽³⁾	Input Signal Swing ⁽¹⁾ 732 Differential Input Signal Crossing Point ⁽²⁾ LVEPECL 1082 LVPECL 1880 Duty Cycle 50 Input Timing Measurement Reference Level ⁽³⁾ Crossing Point

NOTES:

1. The 732mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. 1082mV LVEPECL (2.5V) and 1880mV LVPECL (3.3V) crossing point levels are specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

DIFFERENTIAL INPUT AC TEST CONDITIONS FOR LVDS

Symbol	Parameter	Value	Units
Vdif	Input Signal Swing ⁽¹⁾	400	mV
Vx	Differential Input Signal Crossing Point ⁽²⁾	1.2	V
Dн	Duty Cycle	50	%
Vthi	Input Timing Measurement Reference Level ⁽³⁾	Crossing Point	V
tr, tr	Input Signal Edge Rate ⁽⁴⁾	2	V/ns

NOTES:

1. The 400mV peak-to-peak input pulse level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the VDIF (AC) specification under actual use conditions.

2. A 1.2V crossing point level is specified to allow consistent, repeatable results in an automatic test equipment (ATE) environment. This device meets the Vx specification under actual use conditions.

3. In all cases, input waveform timing is marked at the differential cross-point of the input signals.

4. The input signal edge rate of 2V/ns or greater is to be maintained in the 20% to 80% range of the input waveform.

AC DIFFERENTIAL INPUT SPECIFICATIONS⁽¹⁾

Symbol	Parameter	Min.	Тур.	Max	Unit
Vdif	AC Differential Voltage ⁽²⁾	0.1	_	3.6	V
Vix	Differential Input Crosspoint Voltage	0.05	_	Vdd	V
Vсм	Common Mode Input Voltage Range ⁽³⁾	0.05	—	Vdd	V
Vin	Input Voltage	- 0.3		+3.6	V

NOTES:

1. The output will not change state until the inputs have crossed and the minimum differential voltage range defined by Voir has been met or exceeded.

2. VDIF specifies the minimum input voltage (VTR - VCP) required for switching where VTR is the "true" input level and VCP is the "complement" input level. The AC differential voltage must be achieved to guarantee switching to a new state.

3. VCM specifies the maximum allowable range of (VTR + VCP) /2.

POWER SUPPLY CHARACTERISTICS FOR LVDS OUTPUTS⁽¹⁾

Symbol	Parameter	Test Conditions	Тур.	Мах	Unit
Iddq	Quiescent Vbb Power Supply Current Vbb = Max., All Input Clocks = LOW ⁽²⁾		_	295	mA
		Outputs enabled			
Ітот	Total Power VDD Supply Current	Vdd = 2.7V., Freference clock = 1GHz	-	305	mA
IPD	Total Power Down Supply Current	PD = LOW	—	5	mA

NOTES:

1. These power consumption characteristics are for all the valid input interfaces and cover the worst case conditions.

2. The true input is held LOW and the complementary input is held HIGH.

INDUSTRIAL TEMPERATURE RANGE

AC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE^(1,5)

Symbol	Parameter	Min.	Тур.	Мах	Unit
Skew Parameters			-		· · · · · · · · · · · · · · · · · · ·
tsк(o)	Same Device Output Pin-to-Pin Skew ⁽²⁾		—	25	ps
tsк(p)	Pulse Skew ⁽³⁾	_	_	125	ps
tsk(pp)	Part-to-Part Skew ⁽⁴⁾	_	-	300	ps
Propagation Dela	y .		•		
t PLH	Propagation Delay A, A Crosspoint to Qn, Qn Crosspoint	_	1.25	1.75	ns
T PHL					
fo	Frequency Range ⁽⁶⁾	_	_	1	GHz
Output Gate Enab	le/Disable Delay		•		
tpge	Output Gate Enable Crossing VTHI to Qn/Qn Crosspoint	_	_	3.5	ns
tpgd	Output Gate Disable Crossing VTHI to Qn/Qn Crosspoint Driven to GL Designated Level	_	_	3.5	ns
Power Down Timi	ng				
tpwrdn	\overline{PD} Crossing VTHI to Qn = VDD, \overline{Qn} = VDD	_	_	100	μS
tpwrup	Output Gate Disable Crossing VTHI to Qn/Qn Driven to GL Designated Level	_	-	100	μS

NOTES:

1. AC propagation measurements should not be taken within the first 100 cycles of startup.

2. Skew measured between crosspoints of all differential output pairs under identical input and output interfaces, transitions and load conditions on any one device.


3. Skew measured is the difference between propagation delay times tPHL and tPLH of any differential output pair under identical input and output interfaces, transitions and load conditions on any one device.

4. Skew measured is the magnitude of the difference in propagation times between any single differential output pair of two devices, given identical transitions and load conditions at identical VDD levels and temperature.

5. All parameters are tested with a 50% input duty cycle.

6. Guaranteed by design but not production tested.

DIFFERENTIAL AC TIMING WAVEFORMS



Output Propagation and Skew Waveforms

NOTES:


1. Pulse skew is calculated using the following expression:

tsk(p) = | tphl - tplh |

- Note that the tPHL and tPLH shown above are not valid measurements for this calculation because they are not taken from the same pulse.
- 2. AC propagation measurements should not be taken within the first 100 cycles of startup.

IDT5T9310 2.5V LVDS 1:10 CLOCK BUFFER TERABUFFER II


INDUSTRIAL TEMPERATURE RANGE



Differential Gate Disable/Enable Showing Runt Pulse Generation

NOTE:

1. As shown, it is possible to generate runt pulses on gate disable and enable of the outputs. It is the user's responsibility to time their Gx signals to avoid this problem.



Power Down Timing


NOTES:

1. It is recommended that outputs be disabled before entering power-down mode. It is also recommended that the outputs remain disabled until the device completes power-up after asserting PD.

2. The POWER DOWN TIMING diagram assumes that GL is HIGH.

3. It should be noted that during power-down mode, the outputs are both pulled to Vob. In the POWER DOWN TIMING diagram this is shown when Qn-Qn goes to Voir = 0.


TEST CIRCUITS AND CONDITIONS




Test Circuit for Differential Input

DIFFERENTIAL INPUT TEST CONDITIONS

Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit
Vthi	Crossing of A and \overline{A}	V



Test Circuit for DC Outputs and Power Down Tests



Test Circuit for Propagation, Skew, and Gate Enable/Disable Timing


Symbol	$V_{DD} = 2.5V \pm 0.2V$	Unit		
CL	O ⁽¹⁾	pF		
	8(1,2)			
RL	50	Ω		

LVDS OUTPUT TEST CONDITION

NOTES:

- 1. Specifications only apply to "Normal Operations" test condition. The TIA/EIA specification load is for reference only.
- 2. The scope inputs are assumed to have a 2pF load to ground. TIA/EIA 644 specifies 5pF between the output pair. With CL = 8pF, this gives the test circuit appropriate 5pF equivalent load.


RECOMMENDED LANDING PATTERN



NL 40 pin

NOTE: All dimensions are in millimeters.

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 *for SALES:* 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com *for Tech Support:* clockhelp@idt.com

REVISION HISTORY

Rev	Table	Page	Discription of Change	Date
A		1	Added NRND - Not Recommended for New Designs markings	1/21/2014
А		13	Corrected Ordering Info to include 'G' option	1/21/2014
A		1	Product Discontinuation Notice - Last time buy expires January 27, 2015, PDN# CQ-14-02	1/30/14

We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT Tech Support netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.

Copyright 2013. All rights reserved.