

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

## Description


The IDT6V40088 is a low cost, dual-output clock synthesizer. The IDT6V40088 generates a 100 MHz and 27 MHz output from a 27 MHz crystal or clock input. The 100 MHz output may employ Spread Spectrum to reduce system electro-magnetic interference (EMI).

The device employs Phase-Locked Loop (PLL) techniques to run from a standard fundamental mode, inexpensive crystal, or clock. It can replace multiple crystals and oscillators, saving board space and cost.


## Features

- 10-pin 3x3mm DFN package
- Input crystal or clock frequency of 27 MHz
- 32 kHz Spread Spectrum Modulation
- Adjustable down spread
- Operating voltage of 3.3 V
- Replaces multiple crystals and oscillators
- Advanced, low-power CMOS process

## Block Diagram



### Pin Assignment



10-pin DFN (3x3mm)

### 100 MHz Spread Selection Table

S1	S0	Down Spread%
		-0.5
L	H	-2.5
M	L	-0.25
M	M	-0.75
M	H	-1.0
H	L	-1.5
H	M	-2.0
H	H	-3.0

### Pin Descriptions

Pin Number	Pin Name	Pin Type	Pin Description
1	X1/ICLK	XI	Connect this pin to a 27 MHz crystal or external clock input.
2	GND_27	Power	27 MHz ground. Connect to ground.
3	S1	Input	Down spread select pin. See table above.
4	VDD_PLL	Power	PLL VDD. Connect to +3.3 V.
5	100M	Output	100 MHz clock output.
6	GND_PLL	Power	PLL ground. Connect to ground.
7	S0	Input	Down spread select pin. See table above.
8	VDD_27	Power	27 MHz VDD. Connect to +3.3 V.
9	27M	Output	27 MHz clock output.
10	X2	XO	Connect this pin to a 27 MHz crystal, or float for clock input.
11	GPAD	NC	Thermal ground pad. Electrically isolated from die.

## External Components

The IDT6V40088 requires a minimum number of external components for proper operation.

### Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

### Decoupling Capacitor

As with any high-performance mixed-signal IC, the IDT6V40088 must be isolated from system power supply noise to perform optimally.

A decoupling capacitor of 0.01μF must be connected between VDD and the PCB ground plane. A 1Ω isolation resistor between VDD\_27 and VDD\_PLL will improve performance.

### Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal  $(C_L - 6 \text{ pF})^2$ . In this equation,  $C_L$  = crystal load capacitance in pF. Example: For a crystal with a 16 pF load capacitance, each crystal capacitor would be 20 pF  $[(16-6) \times 2 = 20]$ .

## PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) The 0.01μF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between the decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
- 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers. Other signal traces should be routed away from the IDT6V40088. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

## Spread Spectrum Modulation

The IDT6V40088 utilizes frequency modulation (FM) to distribute energy over a range of frequencies. By modulating the output clock frequencies, the device effectively lowers energy across a broader range of frequencies; thus, lowering a system's electro-magnetic interference (EMI). The modulation rate is the time from transitioning from a minimum frequency to a maximum frequency and then back to the minimum.

## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the IDT6V40088. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Parameter	Condition	Min.	Typ.	Max.	Units
Supply Voltage, VDD	Referenced to GND	-0.5		7	V
Inputs	Referenced to GND	-0.5		VDD+ 0.5	V
Clock Outputs	Referenced to GND	-0.5		VDD+ 0.5	V
Storage Temperature		-65		150	°C
Soldering Temperature	Max 10 seconds			260	°C
Junction Temperature				125	°C

## Recommended Operation Conditions

Parameter	Min.	Typ.	Max.	Units
Ambient Operating Temperature	-40		+85	°C
Power Supply Voltage (measured in respect to GND)	+2.97	+3.3	+3.63	V
Power Supply Ramp Time			4	ms

## DC Electrical Characteristics

Unless stated otherwise,  $V_{DD} = 3.3\text{ V} \pm 10\%$ , Ambient Temperature  $-40$  to  $+85^\circ\text{C}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Operating Voltage	$V_{DD}$		2.97	3.3	3.63	V
Operating Supply Current	IDD	$C_L = 15\text{ pF}$ , $V_{DD} = 3.63\text{ V}$ , $T_A = +85^\circ\text{C}$		47	55	mA
		$C_L = 5\text{ pF}$ , $V_{DD} = 3.63\text{ V}$ , $T_A = +85^\circ\text{C}$		44	47	
Input High Voltage	$V_{IH}$		$V_{DD}-0.8$			V
Input Low Voltage	$V_{IL}$	S0:S1			0.8	V
Input Mid Voltage	$V_{IM}$	S0:S1	$V_{DD}/2-0.4$		$V_{DD}/2+0.4$	V
Input High Voltage	$V_{IH}$	ICLK	$V_{DD}/2+1$			V
Input Low Voltage	$V_{IL}$	ICLK			$V_{DD}/2-1$	V
Output High Voltage	$V_{OH}$	$I_{OH} = -12\text{ mA}$	$V_{DD}-0.4$			V
Output Low Voltage	$V_{OL}$	$I_{OL} = 12\text{ mA}$			0.4	V
Short Circuit Current	$I_{OS}$			$\pm 70$		mA
Nominal Output Impedance	$Z_O$			20		$\Omega$
Internal Pull-down Resistor	$R_{PD}$	S0, S1		200	260	k $\Omega$
Input Capacitance	$C_{IN}$	inputs			5	pF

## AC Electrical Characteristics

Unless stated otherwise,  $V_{DD} = 3.3\text{ V} \pm 10\%$ , Ambient Temperature  $-40$  to  $+85^\circ\text{ C}$ ,  $C_L = 5\text{ pF}$

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Frequency	$F_{IN}$	Fundamental Crystal		27		MHz
		Input Clock		27		MHz
Output Rise/Fall Time	$t_{RF5}$	20% to 80%, Note 1		1	1.5	ns
	$t_{RF15}$	80% to 20%, Note 2		1.5	2	ns
	$t_{RF5}$	20% to 80%, Note 3		0.75	1	ns
	$t_{RF15}$	20% to 80%, Note 4		1.5	1.75	ns
Synthesis Error	$t_{PPM}$	100M output	0			ppm
Duty Cycle	$t_{DC}$		45	50	55	%
Modulation Frequency	$f_{MOD}$	100M		32		kHz
Modulation Type Slew Rate		100M output, triangular*			0.125	$\%/\mu\text{s}$
Power-up Time		PLL lock time from power-up			5	ms
Cycle-to-cycle Jitter				125	200	ps
Long-term Jitter (10,000 cycles)		S0=S1=0, 100M, 27M		200	300	ps

Note 1: 27M measured with 5 pF load.


Note 2: 27M measured with 15 pF load.

Note 3: 100M measured with 5 pF load.

Note 4: 100M measured with 15 pF load.

\* Spread 2% and below.

## Marking Diagram



Notes:

1. ### is the lot number.
2. YYW is the last digit of the year and week that the part was assembled. "\$" is the assembler mark code.
3. "8C" is the truncated part number and revision ID.
4. "G" denotes RoHS compliant package.
5. "I" denotes industrial temperature range.
6. Bottom marking: country of origin.





## Revision History

Rev.	Originator	Date	Description of Change
A	P.Keyashian	10/29/08	New device; Preliminary release.
B	R. Wade	11/13/08	Updated pinout/pin description table; added text to "Decoupling Capacitor" section; various updates to AC/DC char tables.
C	R. Wade	03/26/09	Removed Low Drive reference in DC char table; added top-side marking; update duty cycle specs; changed orderable part number to reflect "C" revision of device; released to final.
D	R. Wade	03/31/09	Added IDD for $C_L = 5$ pF.
E		12/14/09	Various updates to AC/DC char tables.

**Innovate with IDT and accelerate your future networks. Contact:**

[www.IDT.com](http://www.IDT.com)

**For Sales**

800-345-7015  
408-284-8200  
Fax: 408-284-2775

**For Tech Support**

[www.idt.com/go/clockhelp](http://www.idt.com/go/clockhelp)

---

**Corporate Headquarters**

Integrated Device Technology, Inc.  
[www.idt.com](http://www.idt.com)



[www.IDT.com](http://www.IDT.com)