

## 阅读申明

1. 本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2. 本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3. 本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
4. 如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

## Low-Noise, Phase-Locked Loop Clock Driver with 10 Clock Outputs

### Features


- Operating Frequency up to 150 MHz
- Low-Noise Phase-Locked Loop Clock Distribution that meets 133 MHz Registered DIMM Synchronous DRAM modules for server/workstation/PC applications
- Allows Clock Input to have Spread Spectrum modulation for EMI reduction
- Zero Input-to-Output delay: Distribute one Clock Input to one Bank of Ten outputs, with an output enable.
- Low jitter: Cycle-to-Cycle jitter  $\pm 75\text{ps}$  max.
- On-chip series damping resistor at clock output drivers for low noise and EMI reduction
- Operates at 3.3V V<sub>CC</sub>
- Packaging(Pb-free & Green available):
  - 24-pin TSSOP(L)

### Description

The PI6C2510-133 is a “quiet,” low-skew, low-jitter, phase-locked loop (PLL) clock driver, distributing high-frequency clock signals for SDRAM and server applications. By connecting the feedback FB\_OUT output to the feedback FB\_IN input, the propagation delay from the CLK\_IN input to any clock output will be nearly zero. This zero-delay feature allows the CLK\_IN input clock to be distributed, providing one clock input to one bank of ten outputs, with an output enable.

This clock driver is designed to meet the PC133 SDRAM Registered DIMM specification. For test purposes, the PLL can be bypassed by strapping AVCC to ground.

### Block Diagram



### Pin Configuration

24-Pin L	
AGND	1
VCC	2
Y0	3
Y1	4
Y2	5
GND	6
GND	7
Y3	8
Y4	9
VCC	10
G	11
FB_OUT	12
CLK_IN	24
AVCC	23
VCC	22
Y9	21
Y8	20
GND	19
GND	18
Y7	17
Y6	16
Y5	15
VCC	14
FB_IN	13

### Functional Table

Inputs	Outputs	
<b>G</b>	<b>Y[0:9]</b>	<b>FB_OUT</b>
L	L	CLK_IN
H	CLK_IN	CLK_IN

## Pin Functions

Pin Name	Pin Number	Type	Description
CLK_IN	24	I	Reference Clock input. CLK_IN allows spread spectrum.
FB_IN	13	I	Feedback input. FB_IN provides the feedback signal to the internal PLL
G	11	I	Output bank enable. When G is LOW, outputs Y[0:9] are disabled to a logic low state. When G is HIGH, all outputs Y[0:9] are enabled.
FB_OUT	12	O	Feedback output. FB_OUT is dedicated for external feedback. FB_OUT has an embedded series-damping resistor of the same value as the clock outputs Y[0:9].
Y[0:9]	3,4,5,8,9,15 16,17,20,21	O	Clock outputs. These outputs provide low-skew copies of CLK_IN. Each output has an embedded series-damping resistor.
AVCC	23	Power	Analog power supply. AVCC can be also used to bypass the PLL for test purposes. When AVCC is strapped to ground, PLL is bypassed and CLK_IN buffered directly to the device outputs.
AGND	1	Ground	Analog ground. AGND provides the ground reference for the analog circuitry.
VCC	2,10,14,22	Power	Power supply
GND	6,7,18,19	Ground	Ground

## DC Specifications

Absolute maximum ratings over operating free-air temperature range.

Symbol	Parameter	Min.	Max.	Units
V <sub>I</sub>	Input voltage range	-0.5	V <sub>CC</sub> + 0.5	V
V <sub>O</sub>	Output voltage range			
V <sub>I_DC</sub>	DC input voltage		+5.0	
I <sub>O_DC</sub>	DC output current		100	mA
Power	Maximum power dissipation at T <sub>A</sub> = 55°C in still air		1.0	W
T <sub>STG</sub>	Storage temperature	-65	150	°C

**Note:** Stress beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

Parameter	Test Conditions	V <sub>CC</sub>	Min.	Typ.	Max.	Units
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0	3.6V			10	µA
C <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	3.3V		4		pF
C <sub>O</sub>	V <sub>O</sub> =V <sub>CC</sub> or GND			6		

## Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Units
V <sub>CC</sub>	Supply voltage	3.0	3.6	V
V <sub>IH</sub>	High level input voltage	2.0		
V <sub>IL</sub>	Low level input voltage		0.8	
V <sub>I</sub>	Input voltage	0.0	V <sub>CC</sub>	
T <sub>A</sub>	Operating free-air temperature	0	70	°C

## Electrical characteristics over recommended operating free-air temperature range

Pull Up/Down Currents of PI6C2510-133, V<sub>CC</sub> = 3.0V

Symbol	Parameter	Condition	Min.	Max.	Units
I <sub>OH</sub>	Pull-up current	V <sub>OUT</sub> = 2.4V		-13.6	mA
	Pull-up current	V <sub>OUT</sub> = 2.0V		-22	
I <sub>OL</sub>	Pull-down current	V <sub>OUT</sub> = 0.8V	19		
	Pull-down current	V <sub>OUT</sub> = 0.55V	13		

## AC Specifications

Timing requirements over recommended ranges of supply voltage and operating free-air temperature.


Symbol	Parameter	Min.	Max.	Units
FCLK	Input clock frequency	25	150	MHz
	Input clock duty cycle	40	60	%
	Stabilization Time after power up		1	ms

Switching characteristics over recommended ranges of supply voltage and operating free-air temperature, CL=30pF

Parameter	From	To	VCC= 3.3V ±0.3V, 0-70°C			Units
			Min.	Typ.	Max.	
tphase error, with and without spread spectrum	CLK_IN↑ at 133 MHz	FB_IN↑	-150		+150	
Jitter, cycle-to-cycle, with and without spread spectrum	Any Output or FB_OUT in CLK <sub>n</sub> at 133 MHz	Output or FB_OUT in CLK <sub>n+1</sub>	-75		+75	ps
Skew, at 133 MHz	Any Y or FB_OUT	Any Y or FB_OUT			150	
Duty cycle			45	50	55	%
tr, rise-time, 0.4V to 2.0V				1.0		ns
tf, fall-time, 2.0V to 0.4V				1.1		

**Note:** These switching parameters are guaranteed, but not production tested.

### Packaging Mechanical: 24-pin TSSOP (L)



### Ordering Information

Ordering Code	Package Code	Package Type
PI6C2510-133L	L	24-pin TSSOP
PI6C2510-133LE	L	Pb-free & Green, 24-pin TSSOP

#### Notes:

- Thermal characteristics can be found on the company web site at [www.pericom.com/packaging/](http://www.pericom.com/packaging/)