## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## Features

■ Integrated phase-locked loop (PLL)

- Commercial and industrial operation
- Flash programmable
- Field programmable
- Two-wire serial programming interface

■ Low skew, low jitter, high accuracy outputs
■ 3.3 V operation with 2.5 V output option

- 16-pin TSSOP


## Benefits

■ Internal PLL to generate six outputs up to 200 MHz . Able to generate custom frequencies from an external crystal or a driven source.

- Performance guaranteed for applications that require an extended temperature range.

■ Nonvolatile reprogrammable technology allows easy customization, quick turnaround on design changes and product performance enhancements, and better inventory control. Parts can be reprogrammed up to 100 times, reducing inventory of custom parts and providing an easy method for upgrading existing designs.
■ The CY22150 can be programmed at the package level. In-house programming of samples and prototype quantities is available using the CY3672 FTG Development Kit. Production quantities are available through Cypress's value added distribution partners or by using third party programmers from BP Microsystems\%, HiLo Systems\%o, and others.

■ The CY22150 provides an industry standard interface for volatile, system level customization of unique frequencies and options. Serial programming and reprogramming allows quick design changes and product enhancements, eliminates inventory of old design parts, and simplifies manufacturing.

- High performance suited for commercial, industrial, networking, telecom, and other general purpose applications.
- Application compatibility in standard and low power systems.

■ Industry standard packaging saves on board space.

| Part Number | Outputs | Input Frequency Range | Output Frequency Range | Specifications |
| :---: | :---: | :---: | :---: | :---: |
| CY22150FC | 6 | 8 MHz to 30 MHz (external crystal) <br> 1 MHz to 133 MHz (driven clock) | 80 kHz to $200 \mathrm{MHz}(3.3 \mathrm{~V})$ <br> 80 KHz to $166.6 \mathrm{MHz}(2.5 \mathrm{~V})$ | Field programmable <br> Serially programmable <br> Commercial temperature |
| CY 22150 FI | 6 | 8 MHz to 30 MHz (external crystal) <br> 1 MHz to 133 MHz (driven clock) | 80 kHz to $166.6 \mathrm{MHz} \mathrm{(3.3V)}$ <br> 80 KHz to $150 \mathrm{MHz}(2.5 \mathrm{~V})$ | Field programmable <br> Serially programmable <br> Industrial temperature |

## Logic Block Diagram



## Pin Configuration

Figure 1. 16-Pin TSSOP


Table 1. Pin Definitions

| Name | Number | Description |
| :---: | :---: | :--- |
| XIN | 1 | Reference Input. Driven by a crystal (8 MHz to 30 MHz) or external clock (1 MHz to 133 MHz). <br> Programmable input load capacitors allow for maximum flexibility in selecting a crystal, <br> regardless of manufacturer, process, performance, or quality |
| VDD | 2 | 3.3 V Voltage Supply |
| AVDD | 3 | 3.3 V Analog Voltage Supply |
| SDAT | 4 | Serial Data Input |
| AVSS | 5 | Analog Ground |
| VSSL | 6 | LCLK Ground |
| LCLK1 | 7 | Configurable Clock Output 1 at $\mathrm{V}_{\mathrm{DDL}}$ level (3.3V or 2.5V) |
| LCLK2 | 8 | Configurable Clock Output 2 at $\mathrm{V}_{\mathrm{DDL}}$ level (3.3V or 2.5V) |
| LCLK3 | 9 | Configurable Clock Output 3 at $\mathrm{V}_{\mathrm{DDL}}$ level (3.3V or 2.5V) |
| SCLK | 10 | Serial Clock Output |
| VDDL | 11 | LCLK Voltage Supply (2.5V or 3.3V) |
| LCLK4 | 12 | Configurable Clock Output 4 at $\mathrm{V}_{\mathrm{DDL}}$ level (3.3V or 2.5V) |
| VSS | 13 | Ground |
| CLK5 | 14 | Configurable Clock Output 5 (3.3V) |
| CLK6 | 15 | Configurable Clock Output 6 (3.3V) |
| XOUT 1 l | 16 | Reference Output |

Note

1. Float XOUT if XIN is driven by an external clock source.

## Frequency Calculation and Register Definitions

The CY22150 is an extremely flexible clock generator with four basic variables that are used to determine the final output frequency. They are the input reference frequency (REF), the internally calculated $P$ and $Q$ dividers, and the post divider, which can be a fixed or calculated value. There are three formulas to determine the final output frequency of a CY22150 based design:
■ CLK = ((REF * P)/Q)/Post Divider
■ CLK = REF/Post Divider

- CLK = REF.

The basic PLL block diagram is shown in Figure 2. Each of the six clock outputs on the CY22150 has a total of seven output options available to it. There are six post divider options available: /2 (two of these), /3, /4, /DIV1N and /DIV2N. DIV1N and DIV2N are independently calculated and are applied to individual output groups. The post divider options can be applied to the calculated VCO frequency ((REF*P)/Q) or to the REF directly.

In addition to the six post divider output options, the seventh option bypasses the PLL and passes the REF directly to the crosspoint switch matrix.

Figure 2. Basic Block Diagram of CY22150 PLL


## Default Startup Condition for the CY22150

The default (programmed) condition of the device is generally set by the distributor who programs the device using a customer specific JEDEC file produced by CyClocksRT ${ }^{\text {TM }}$. Parts shipped from the factory are blank and unprogrammed. In this condition, all bits are set to 0 , all outputs are three-stated, and the crystal oscillator circuit is active.
While you can develop your own subroutine to program any or all of the individual registers described in the following pages, it may be easier to use CyClocksRT to produce the required register setting file.
The serial interface address of the CY22150 is 69 H . If there is a conflict with any other devices in your system, then this can also be changed using CyClocksRT.

## Frequency Calculations and Register Definitions using the Serial Programming Interface

The CY22150 provides an industry standard serial interface for volatile, in-system programming of unique frequencies and options. Serial programming and reprogramming allows for quick design changes and product enhancements, eliminates inventory of old design parts, and simplifies manufacturing.
The Serial Programming Interface (SPI) provides volatile programming. This means when the target system is powered down, the CY22150 reverts to its pre-SPI state, as defined above (programmed or unprogrammed). When the system is powered back up again, the SPI registers must be reconfigured again.
All programmable registers in the CY22150 are addressed with eight bits and contain eight bits of data. The CY22150 is a slave device with an address of 1101001 (69H).

Table 2 lists the SPI registers and their definitions. Specific register definitions and their allowable values are listed below.

## Reference Frequency

The REF can be a crystal or a driven frequency. For crystals, the frequency range must be between 8 MHz and 30 MHz . For a driven frequency, the frequency range must be between 1 MHz and 133 MHz .

## Using a Crystal as the Reference Input

The input crystal oscillator of the CY22150 is an important feature because of the flexibility it allows the user in selecting a crystal as a REF source. The input oscillator has programmable gain, allowing maximum compatibility with a reference crystal, regardless of manufacturer, process, performance, and quality.

## Programmable Crystal Input Oscillator Gain Settings

The Input crystal oscillator gain (XDRV) is controlled by two bits in register 12 H and are set according to Table 3 on page 5. The parameters controlling the gain are the crystal frequency, the internal crystal parasitic resistance (ESR, available from the manufacturer), and the CapLoad setting during crystal startup.
Bits 3 and 4 of register 12H control the input crystal oscillator gain setting. Bit 4 is the MSB of the setting, and bit 3 is the LSB. The setting is programmed according to Table 3 on page 5. All other bits in the register are reserved and should be programmed as shown in Table 4 on page 5.

## Using an External Clock as the Reference Input

The CY22150 also accepts an external clock as reference, with speeds up to 133 MHz . With an external clock, the XDRV (register 12 H ) bits must be set according to Table 5 on page 5.

Table 2. Summary Table - CY22150 Programmable Registers

| Register | Description | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 09H | CLKOE control | 0 | 0 | CLK6 | CLK5 | LCLK4 | LCLK3 | LCLK2 | LCLK1 |
| OCH | DIV1SRC mux and DIV1N divider | DIV1SRC | DIV1N(6) | DIV1N(5) | DIV1N(4) | DIV1N(3) | DIV1N(2) | DIV1N(1) | DIV1N(0) |
| 12H | Input crystal oscillator drive control | 0 | 0 | 1 | XDRV(1) | XDRV(0) | 0 | 0 | 0 |
| 13H | Input load capacitor control | CapLoad (7) | CapLoad (6) | CapLoad (5) | CapLoad <br> (4) | CapLoad (3) | CapLoad (2) | CapLoad <br> (1) | CapLoad (0) |
| 40H | Charge pump and PB | 1 | 1 | 0 | Pump(2) | Pump(1) | Pump(0) | PB(9) | $\mathrm{PB}(8)$ |
| 41 H |  | $\mathrm{PB}(7)$ | $\mathrm{PB}(6)$ | PB(5) | PB(4) | PB(3) | $\mathrm{PB}(2)$ | PB(1) | PB(0) |
| 42H | PO counter, Q counter | PO | Q(6) | Q(5) | Q(4) | Q(3) | Q(2) | Q(1) | Q(0) |
| 44H | Crosspoint switch matrix control | $\begin{aligned} & \hline \text { CLKSRC2 } \\ & \text { for LCLK1 } \end{aligned}$ | CLKSRC1 for LCLK1 | $\begin{aligned} & \text { CLKSRC0 } \\ & \text { for LCLK1 } \end{aligned}$ | CLKSRC2 | CLKSRC1 <br> for LCLK2 | $\begin{aligned} & \hline \text { CLKSRC0 } \\ & \text { for LCLK2 } \end{aligned}$ | CLKSRC2 <br> for LCLK3 | CLKSRC1 for LCLK3 |
| 45H |  | $\begin{aligned} & \hline \text { CLKSRC0 } \\ & \text { for LCLK3 } \end{aligned}$ | CLKSRC2 for LCLK4 | CLKSRC1 for LCLK4 | CLKSRC0 for LCLK4 | CLKSRC2 <br> for CLK5 | CLKSRC1 <br> for CLK5 | $\begin{array}{\|l\|} \hline \text { CLKSRC0 } \\ \text { for CLK5 } \end{array}$ | $\begin{aligned} & \hline \text { CLKSRC2 } \\ & \text { for CLK6 } \end{aligned}$ |
| 46H |  | CLKSRC1 <br> for CLK6 | $\begin{aligned} & \text { CLKSRC0 } \\ & \text { for CLK6 } \end{aligned}$ | 1 | 1 | 1 | 1 | 1 | 1 |
| 47H | DIV2SRC mux and DIV2N divider | DIV2SRC | DIV2N(6) | DIV2N(5) | DIV2N(4) | DIV2N(3) | DIV2N(2) | DIV2N(1) | DIV2N(0) |

Table 3. Programmable Crystal Input Oscillator Gain Settings

|  | Cap Register Settings | 00H-80H |  | 80H-COH |  | COH - FFH |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Effective Load Capacitance (CapLoad) | 6 pF to 12 pF |  | 12 pF to 18 pF |  | 18 pF to 30 pF |  |
|  | Crystal ESR | $30 \Omega$ | $60 \Omega$ | $30 \Omega$ | $60 \Omega$ | $30 \Omega$ | $60 \Omega$ |
| Crystal Input Frequency | 8 to 15 MHz | 00 | 01 | 01 | 10 | 01 | 10 |
|  | 15 to 20 MHz | 01 | 10 | 01 | 10 | 10 | 10 |
|  | 20 to 25 MHz | 01 | 10 | 10 | 10 | 10 | 11 |
|  | 25 to 30 MHz | 10 | 10 | 10 | 11 | 11 | N/A |

Table 4. Bit Locations and Values

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12 H | 0 | 0 | 1 | XDRV(1) | XDRV(0) | 0 | 0 | 0 |

Table 5. Programmable External Reference Input Oscillator Drive Settings

| Reference Frequency | 1 to 25 MHz | 25 to 50 MHz | 50 to 90 MHz | 90 to 133 MHz |
| :--- | :---: | :---: | :---: | :---: |
| Drive Setting | 00 | 01 | 10 | 11 |

## Input Load Capacitors

Input load capacitors allow the user to set the load capacitance of the CY22150 to match the input load capacitance from a crystal. The value of the input load capacitors is determined by 8 bits in a programmable register [13H]. Total load capacitance is determined by the formula:
CapLoad $=\left(\mathrm{C}_{\mathrm{L}}-\mathrm{C}_{\mathrm{BRD}}-\mathrm{C}_{\mathrm{CHIP}}\right) / 0.09375 \mathrm{pF}$
where:

- $C_{L}=$ specified load capacitance of your crystal.
- $\mathrm{C}_{\mathrm{BRD}}=$ the total board capacitance, due to external capacitors and board trace capacitance. In CyClocksRT, this value defaults to 2 pF .
- $\mathrm{C}_{\mathrm{CHIP}}=6 \mathrm{pF}$.

■ $0.09375 \mathrm{pF}=$ the step resolution available due to the 8 -bit register.
In CyclocksRT, only the crystal capacitance ( $\mathrm{C}_{\mathrm{L}}$ ) is specified. $\mathrm{C}_{\mathrm{CHIP}}$ is set to 6 pF and $\mathrm{C}_{\mathrm{BRD}}$ defaults to 2 pF . If your board capacitance is higher or lower than 2 pF , the formula given earlier is used to calculate a new CapLoad value and programmed into register 13 H .
In CyClocksRT, enter the crystal capacitance ( $\mathrm{C}_{\mathrm{L}}$ ). The value of CapLoad is determined automatically and programmed into the CY22150. Through the SDAT and SCLK pins, the value can be adjusted up or down if your board capacitance is greater or less than 2 pF . For an external clock source, CapLoad defaults to 0 . See Table 6 on page 6 for CapLoad bit locations and values.
The input load capacitors are placed on the CY22150 die to reduce external component cost. These capacitors are true parallel-plate capacitors, designed to reduce the frequency shift that occurs when nonlinear load capacitance is affected by load, bias, supply, and temperature changes.

## PLL Frequency, Q Counter [42H(6..0)]

The first counter is known as the Q counter. The Q counter divides REF by its calculated value. Q is a 7 bit divider with a maximum value of 127 and minimum value of 0 . The primary value of $Q$ is determined by 7 bits in register $42 \mathrm{H}(6 . .0)$, but 2 is added to this register value to achieve the total Q , or $\mathrm{Q}_{\text {total }} \cdot \mathrm{Q}_{\text {total }}$ is defined by the formula:
$\mathrm{Q}_{\text {total }}=\mathrm{Q}+2$
The minimum value of $Q_{\text {total }}$ is 2 . The maximum value of $Q_{\text {total }}$ is 129. Register 42 H is defined in the table.

Stable operation of the CY22150 cannot be guaranteed if REF/Q $\mathrm{Q}_{\text {total }}$ falls below 250 kHz . $\mathrm{Q}_{\text {total }}$ bit locations and values are defined in Table 7 on page 6.

## PLL Frequency, P Counter [40H(1..0)], [41H(7..0)], [42H(7)

The next counter definition is the P (product) counter. The P counter is multiplied with the $\left(R E F / Q_{\text {total }}\right)$ value to achieve the VCO frequency. The product counter, defined as $P_{\text {total }}$, is made up of two internal variables, PB and PO. The formula for calculating $P_{\text {total }}$ is:
$P_{\text {total }}=(2(P B+4)+P O)$
PB is a 10 -bit variable, defined by registers $40 \mathrm{H}(1: 0)$ and $41 \mathrm{H}(7: 0)$. The 2 LSBs of register 40 H are the two MSBs of variable PB. Bits $4 . .2$ of register 40 H are used to determine the charge pump settings. The 3 MSBs of register 40 H are preset and reserved and cannot be changed. PO is a single bit variable, defined in register $42 \mathrm{H}(7)$. This allows for odd numbers in $\mathrm{P}_{\text {total }}$.
The remaining seven bits of 42 H are used to define the Q counter, as shown in Table 7.
The minimum value of $P_{\text {total }}$ is 8 . The maximum value of $P_{\text {total }}$ is 2055. To achieve the minimum value of $P_{\text {total }}, P B$ and $P O$ should both be programmed to 0 . To achieve the maximum value of $P_{\text {total }}$, PB should be programmed to 1023 , and PO should be programmed to 1 .

Stable operation of the CY22150 cannot be guaranteed if the value of $\left(P_{\text {total }}{ }^{*}\left(R E F / Q_{\text {total }}\right)\right)$ is above 400 MHz or below 100 MHz . Registers 40H, 41H, and 42H are defined in Table 8. PLL Post Divider Options [OCH(7..0)], [47H(7..0)]
The output of the VCO is routed through two independent muxes, then to two divider banks to determine the final clock output frequency. The mux determines if the clock signal feeding into the divider banks is the calculated VCO frequency or REF. There are two select muxes (DIV1SRC and DIV2SRC) and two divider banks (Divider Bank 1 and Divider Bank 2) used to determine this clock signal. The clock signal passing through DIV1SRC and DIV2SRC is referred to as DIV1CLK and DIV2CLK, respectively.
The divider banks have four unique divider options available: /2, /3, /4, and /DIVxN. DIVxN is a variable that can be independently programmed (DIV1N and DIV2N) for each of the two divider banks. The minimum value of DIVxN is 4 . The maximum value
of DIVxN is 127. A value of DIVxN below 4 is not guaranteed to work properly.
DIV1SRC is a single bit variable, controlled by register OCH. The remaining seven bits of register OCH determine the value of post divider DIV1N.
DIV2SRC is a single bit variable, controlled by register 47H. The remaining seven bits of register 47 H determine the value of post divider DIV2N.

Register OCH and 47H are defined in Table 9.

## Charge Pump Settings [40H(2..0)]

The correct pump setting is important for PLL stability. Charge pump settings are controlled by bits (4..2) of register 40 H , and are dependent on internal variable PB (see "PLL Frequency, $P$ Counter[40H(1..0)], [41H(7..0)], [42H(7)]"). Table 10 on page 6 summarizes the proper charge pump settings, based on Ptotal.
See Table 11 on page 7 for register 40 H bit locations and values.

Table 6. Input Load Capacitor Register Bit Settings

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 13H | CapLoad(7) | CapLoad(6) | CapLoad(5) | CapLoad(4) | CapLoad(3) | CapLoad(2) | CapLoad(1) | CapLoad(0) |

Table 7. P Counter Register Definition

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 H | 1 | 1 | 0 | Pump(2) | Pump(1) | Pump(0) | PB(9) | PB(8) |
| 41 H | $\mathbf{P B}(7)$ | $\mathbf{P B}(6)$ | $\mathbf{P B}(5)$ | $\mathbf{P B}(4)$ | $\mathbf{P B}(3)$ | $\mathbf{P B}(2)$ | $\mathbf{P B}(1)$ | PB(0) |
| 42 H | PO | $\mathrm{Q}(6)$ | $\mathrm{Q}(5)$ | $\mathrm{Q}(4)$ | $\mathrm{Q}(3)$ | $\mathrm{Q}(2)$ | $\mathrm{Q}(1)$ | $\mathrm{Q}(0)$ |

Table 8. P Counter Register Definition

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 H | 1 | 1 | 0 | Pump(2) | Pump(1) | Pump(0) | PB(9) | PB(8) |
| 41 H | $\mathbf{P B}(7)$ | $\mathbf{P B}(6)$ | $\mathbf{P B}(5)$ | $\mathbf{P B}(4)$ | $\mathbf{P B}(3)$ | PB(2) | PB(1) | PB(0) |
| 42 H | PO | $\mathrm{Q}(6)$ | $\mathrm{Q}(5)$ | $\mathrm{Q}(4)$ | $\mathrm{Q}(3)$ | $\mathrm{Q}(2)$ | $\mathrm{Q}(1)$ | $\mathrm{Q}(0)$ |

Table 9. PLL Post Divider Options

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OCH | DIV1SRC | DIV1N(6) | DIV1N(5) | DIV1N(4) | DIV1N(3) | DIV1N(2) | DIV1N(1) | DIV1N(0) |
| 47 H | DIV2SRC | DIV2N(6) | DIV2N(5) | DIV2N(4) | DIV2N(3) | DIV2N(2) | DIV2N(1) | DIV2N(0) |

Table 10. Charge Pump Settings

| Charge Pump Setting - Pump(2..0) | Calculated P $_{\text {total }}$ |
| :---: | :---: |
| 000 | $16-44$ |
| 001 | $45-479$ |
| 010 | $480-639$ |
| 011 | $640-799$ |
| 100 | $800-1023$ |
| $101,110,111$ | Do not use - device will be unstable |

Table 11. Register 40H Change Pump Bit Settings

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 40 H | 1 | 1 | 0 | Pump(2) | Pump(1) | Pump(0) | $\mathrm{PB}(9)$ | $\mathrm{PB}(8)$ |

Although using the above table guarantees stability, it is recommended to use the Print Preview function in CyClocksRT to determine the correct charge pump settings for optimal jitter performance.
PLL stability cannot be guaranteed for values below 16 and above 1023. If values above 1023 are needed, use CyClocksRT to determine the best charge pump setting.

## Clock Output Settings: CLKSRC - Clock Output Crosspoint Switch Matrix [44H(7..0)], [45H(7..0)], [46H(7..6)]

## CLKOE - Clock Output Enable Control [09H(5..0)]

Every clock output can be defined to come from one of seven unique frequency sources. The CLKSRC(2..0) crosspoint switch matrix defines which source is attached to each individual clock output. CLKSRC(2..0) is set in Registers $44 \mathrm{H}, 45 \mathrm{H}$, and 46 H . The remainder of register $46 \mathrm{H}(5: 0)$ must be written with the values stated in the register table when writing register values 46H(7:6).
In addition, each clock output has individual CLKOE control, set by register 09H(5..0).
When DIV1N is divisible by four, then $\operatorname{CLKSRC}(0,1,0)$ is guaranteed to be rising edge phase-aligned with
$\operatorname{CLKSRC}(0,0,1)$. When $\operatorname{DIV1N}$ is six, then $\operatorname{CLKSRC}(0,1,1)$ is guaranteed to be rising edge phase-aligned with CLKSRC( $0,0,1$ ).
When DIV2N is divisible by four, then $\operatorname{CLKSRC}(1,0,1)$ is guaranteed to be rising edge phase-aligned with $\operatorname{CLKSRC}(1,0,0)$. When DIV2N is divisible by eight, then CLKSRC( $1,1,0$ ) is guaranteed to be rising edge phase-aligned with $\operatorname{CLKSRC}(1,0,0)$.
Each clock output has its own output enable, controlled by register $09 \mathrm{H}(5 . .0)$. To enable an output, set the corresponding CLKOE bit to 1 . CLKOE settings are in Table 14 on page 8.
The output swing of LCLK1 through LCLK4 is set by $\mathrm{V}_{\text {DDL }}$. The output swing of CLK5 and CLK6 is set by $V_{D D}$.

## Test, Reserved, and Blank Registers

Writing to any of the following registers causes the part to exhibit abnormal behavior, as follows.

| $[00 \mathrm{OH}$ to 08 H$]$ | - Reserved |
| :--- | :--- |
| $[0 \mathrm{OH}$ to 0 BH$]$ | - Reserved |
| $[0 \mathrm{DH}$ to 11 H$]$ | - Reserved |
| $[14 \mathrm{H}$ to 3 FH$]$ | - Reserved |
| $[43 \mathrm{H}]$ | - Reserved |
| $[48 \mathrm{H}$ to FFH$]$ | - Reserved. |

Table 12. Clock Output Setting

| CLKSRC2 | CLKSRC1 | CLKSRC0 | Definition and Notes |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Reference input. |
| 0 | 0 | 1 | DIV1CLK/DIV1N. DIV1N is defined by register [OCH]. Allowable values for DIV1N are 4 <br> to 127. If Divider Bank 1 is not being used, set DIV1N to 8. |
| 0 | 1 | 0 | DIV1CLK/2. Fixed /2 divider option. If this option is used, DIV1N must be divisible by 4. |
| 0 | 1 | 1 | DIV1CLK/3. Fixed /3 divider option. If this option is used, set DIV1N to 6. |
| 1 | 0 | 0 | DIV2CLK/DIV2N. DIV2N is defined by Register [47H]. Allowable values for DIV2N are 4 <br> to 127. If Divider Bank 2 is not being used, set DIV2N to 8. |
| 1 | 0 | 1 | DIV2CLK/2. Fixed /2 divider option. If this option is used, DIV2N must be divisible by 4. |
| 1 | 1 | 0 | DIV2CLK/4. Fixed /4 divider option. If this option is used, DIV2N must be divisible by 8. |
| 1 | 1 | 1 | Reserved - do not use. |

Table 13. Clock Output Register Setting

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 44 H | CLKSRC2 for <br> LCLK1 | CLKSRC1 for <br> LCLK1 | CLKSRC0 for <br> LCLK1 | CLKSRC2 for <br> LCLK2 | CLKSRC1 for <br> LCLK2 | CLKSRC0for <br> LCLK2 | CLKSRC2 for <br> LCLK3 | CLKSRC1 for <br> LCLK3 |
| $45 H$ | CLKSRC0 for <br> LCLK3 | CLKSRC2 for <br> LCLK4 | CLKSRC1 for <br> LCLK4 | CLKSRC0for <br> LCLK4 | CLKSRC2 for <br> CLK5 | CLKSRC1 for <br> CLK5 | CLKSRC0for <br> CLK5 | CLKSRC2for <br> CLK6 |
| 46 H | CLKSRC1 for <br> CLK6 | CLKSRC0for <br> CLK6 | 1 | 1 | 1 | 1 | 1 | 1 |

Table 14. CLKOE Bit Setting

| Address | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 09 H | 0 | 0 | CLK6 | CLK5 | LCLK4 | LCLK3 | LCLK2 | LCLK1 |

## Programmable Interface Timing

The CY22150 uses a two-wire serial-interface SDAT and SCLK that operates up to 400 kbits/second in Read or Write mode. The basic Write serial format is as follows.
Start Bit; seven-bit Device Address (DA); R/W Bit; Slave Clock Acknowledge (ACK); eight-bit Memory Address (MA); ACK; eight-bit data; ACK; eight-bit data in MA + 1 if desired; ACK; eight-bit data in MA+2; ACK; and so on until STOP bit.The basic serial format is illustrated in Figure 4 on page 8.

## Data Valid

Data is valid when the Clock is HIGH, and may only be transitioned when the clock is LOW, as illustrated in Figure 3.

## Data Frame

Every new data frame is indicated by a start and stop sequence, as illustrated in Figure 5 on page 9.

Start Sequence - Start frame is indicated by SDAT going LOW when SCLK is HIGH. Every time a Start signal is given, the next eight-bit data must be the device address (seven bits) and a R/W bit, followed by register address (eight bits) and register data (eight bits).
Stop Sequence - Stop frame is indicated by SDAT going HIGH when SCLK is HIGH. A Stop frame frees the bus for writing to another part on the same bus or writing to another random register address.

## Acknowledge Pulse

During Write mode, the CY22150 responds with an ACK pulse after every eight bits. This is accomplished by pulling the SDAT line LOW during the $\mathrm{N} * 9^{\text {th }}$ clock cycle, as illustrated in Figure 6 on page 9. ( $\mathrm{N}=$ the number of eight-bit segments transmitted.) During Read mode, the ACK pulse after the data packet is sent is generated by the master

Figure 3. Data Valid and Data Transition Periods


Figure 4. Data Frame Architecture

## SDAT Write

Multiple Contiguous Registers

Start Signal


Figure 5. Start and Stop Frame


Figure 6. Frame Format (Device Address, R/W, Register Address, Register Data


| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | Frequency of SCLK |  | 400 | kHz |
|  | Start mode time from SDA LOW to SCL LOW | 0.6 |  | $\mu \mathrm{~s}$ |
| CLK $_{\text {Low }}$ | SCLK LOW period | 1.3 |  | $\mu \mathrm{~s}$ |
| CLK $_{\text {HIGH }}$ | SCLK HIGH period | 0.6 |  | $\mu \mathrm{~s}$ |
| $\mathrm{t}_{\text {SU }}$ | Data transition to SCLK HIGH | 100 |  | ns |
| $\mathrm{t}_{\mathrm{DH}}$ | Data hold (SCLK LOW to data transition) | 0 | ns |  |
|  | Rise time of SCLK and SDAT |  | 300 | ns |
|  | Fall time of SCLK and SDAT |  | 300 | ns |
|  | Stop mode time from SCLK HIGH to SDAT HIGH | 0.6 |  | $\mu \mathrm{~s}$ |
|  | Stop mode to Start mode | 1.3 |  | $\mu \mathrm{~s}$ |

## Applications

## Controlling Jitter

Jitter is defined in many ways including: phase noise, long term jitter, cycle to cycle jitter, period jitter, absolute jitter, and deterministic. These jitter terms are usually given in terms of rms, peak to peak, or in the case of phase noise $\mathrm{dBC} / \mathrm{Hz}$ with respect to the fundamental frequency.
Power supply noise and clock output loading are two major system sources of clock jitter. Power supply noise is mitigated by proper power supply decoupling ( $0.1 \mu \mathrm{~F}$ ceramic cap 0.25 ") of the clock and ensuring a low impedance ground to the chip. Reducing capacitive clock output loading to a minimum lowers current spikes on the clock edges and thus reduces jitter.

Reducing the total number of active outputs also reduce jitter in a linear fashion. However, it is better to use two outputs to drive two loads than one output to drive two loads.

The rate and magnitude that the PLL corrects the VCO frequency is directly related to jitter performance. If the rate is too slow, then long term jitter and phase noise is poor. Therefore, to improve long term jitter and phase noise, reducing Q to a minimum is advisable. This technique increases the speed of the Phase Frequency Detector which in turn drive the input voltage of the VCO. In a similar manner increasing $P$ till the VCO is near its maximum rated speed also decreases long term jitter and phase noise. For example: Input Reference of 12 MHz ; desired output frequency of 33.3 MHz . The following solution is possible: Set $\mathrm{Q}=3, \mathrm{P}=25$, Post Div $=3$. However, the best jitter results is $Q=2, P=50$, Post Div $=9$.
For more information, contact your local Cypress field applications engineer.

Figure 7. Test Circuit


Figure 8. Duty Cycle Definition; DC = t2/t1


Figure 9. Rise and Fall Time Definitions


Figure 10. Peak-to-Peak Jitter


## Absolute Maximum Conditions

| Parameter | Description | Min | Max | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Supply Voltage | -0.5 | 7.0 | V |
| $\mathrm{~V}_{\mathrm{DDL}}$ | I/O Supply Voltage | -0.5 | 7.0 | V |
| $\mathrm{~T}_{\mathrm{S}}$ | Storage Temperature ${ }^{[2]}$ | -65 | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{J}}$ | Junction Temperature |  | 125 | ${ }^{\circ} \mathrm{C}$ |
|  | Package Power Dissipation - Commercial Temp |  | 450 | mW |
|  | Package Power Dissipation - Industrial Temp |  | 380 | mW |
|  | Digital Inputs | $\mathrm{AV}_{\mathrm{SS}}-0.3$ | $\mathrm{AV}_{\mathrm{DD}}+0.3$ | V |
|  | Digital Outputs Referred to $\mathrm{V}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
|  | Digital Outputs Referred to $\mathrm{V}_{\mathrm{DDL}}$ | $\mathrm{V}_{\mathrm{SS}}-0.3$ | $\mathrm{~V}_{\mathrm{DDL}}+0.3$ | V |
| ESD | Static Discharge Voltage per MIL-STD-833, Method 3015 |  | 2000 | V |

## Recommended Operating Conditions

| Parameter | Description | Min | Typ. | Max | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Operating Voltage | 3.135 | 3.3 | 3.465 | V |
| $\mathrm{VDDL}_{\mathrm{HI}}[3]$ | Operating Voltage | 3.135 | 3.3 | 3.465 | V |
| VDDL $_{\mathrm{LO}}{ }^{[3]}$ | Operating Voltage | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{~T}_{\mathrm{AC}}$ | Ambient Commercial Temp | 0 |  | 70 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{AI}}$ | Ambient Industrial Temp | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{LOAD}}$ | Max. Load Capacitance, $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$ |  |  | 15 | pF |
| $\mathrm{C}_{\text {LOAD }}$ | Max. Load Capacitance, $\mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}$ |  |  | 15 | pF |
| $\mathrm{f}_{\text {REFD }}$ | Driven REF | 1 |  | 133 | MHz |
| $\mathrm{f}_{\text {REFC }}$ | Crystal REF | 8 |  | 30 | MHz |
| $\mathrm{t}_{\text {PU }}$ | Power up time for all VDDs to reach minimum <br> specified voltage (power ramps must be monotonic) | 0.05 |  | 500 | ms |

## DC Electrical Characteristics

| Parameter ${ }^{[4]}$ | Name | Description | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{OH} 3.3}$ | Output High Current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DD}}-0.5, \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$ (sink) | 12 | 24 |  | mA |
| $\mathrm{I}_{\text {OL3.3 }}$ | Output Low Current | $\mathrm{V}_{\mathrm{OL}}=0.5, \mathrm{~V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$ (source) | 12 | 24 |  | mA |
| $\mathrm{I}_{\mathrm{OH} 2.5}$ | Output High Current | $\mathrm{V}_{\mathrm{OH}}=\mathrm{V}_{\mathrm{DDL}}-0.5, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}$ (source) | 8 | 16 |  | mA |
| $\mathrm{I}_{\mathrm{OL} 2.5}$ | Output Low Current | $\mathrm{V}_{\mathrm{OL}}=0.5, \mathrm{~V}_{\mathrm{DDL}}=2.5 \mathrm{~V}$ (sink) | 8 | 16 |  | mA |
| $\mathrm{V}_{\text {IH }}$ | Input High Voltage | CMOS levels, $70 \%$ of $\mathrm{V}_{\mathrm{DD}}$ | 0.7 |  |  | $V_{\text {DD }}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage | CMOS levels, 30\% of $\mathrm{V}_{\mathrm{DD}}$ |  |  | 0.3 | $\mathrm{V}_{\mathrm{DD}}$ |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance | SCLK and SDAT Pins |  |  | 7 | pF |
| $\mathrm{I}_{\mathrm{I}}$ | Input Leakage Current | SCLK and SDAT Pins |  | 5 |  | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{HYS}}$ | Hysteresis of Schmitt triggered inputs | SCLK and SDAT Pins | 0.05 |  |  | $V_{\text {DD }}$ |
| $\mathrm{IVDD}^{[5,6]}$ | Supply Current | $\mathrm{AV}_{\mathrm{DD}} / \mathrm{V}_{\text {DD }}$ Current |  | 45 |  | mA |
| $\mathrm{IVDDL3.3}^{[5,6]}$ | Supply Current | $\mathrm{V}_{\text {DDL }}$ Current ( $\mathrm{V}_{\text {DDL }}=3.465 \mathrm{~V}$ ) |  | 25 |  | mA |
| $\mathrm{I}_{\mathrm{VDDL} 2.5}{ }^{[5,6]}$ | Supply Current | $\mathrm{V}_{\mathrm{DDL}}$ Current ( $\left.\mathrm{V}_{\mathrm{DDL}}=2.625 \mathrm{~V}\right)$ |  | 17 |  | mA |

## Notes

2. Rated for 10 years.
3. $\mathrm{V}_{\text {DLL }}$ is only specified and characterized at $3.3 \mathrm{~V} \pm 5 \%$ and $2.5 \mathrm{~V} \pm 5 \%$. $\mathrm{V}_{\text {DLL }}$ may be powered at any value between 3.465 V and 2.375 V .
4. Not $100 \%$ tested.
5. IVDD currents specified for two CLK outputs running at 125 MHz , two LCLK outputs running at 80 MHz , and two LCLK outputs running at 66.6 MHz .
6. Use CyClocksRT to calculate actual $I_{\text {VDD }}$ and $I_{\text {VDDL }}$ for specific output frequency configurations.

## AC Electrical Characteristics

| Parameter ${ }^{[7]}$ | Name | Description | Min | Typ. | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| t1 | Output Frequency, Commercial Temp | Clock output limit, 3.3V | 0.08 (80 kHz) |  | 200 | MHz |
|  |  | Clock output limit, 2.5 V | 0.08 (80 kHz) |  | 166.6 | MHz |
|  | Output Frequency, Industrial Temp | Clock output limit, 3.3V | 0.08 (80 kHz) |  | 166.6 | MHz |
|  |  | Clock output limit, 2.5 V | 0.08 (80 kHz) |  | 150 | MHz |
| t2 LO | Output Duty Cycle | Duty cycle is defined in Figure 8 on page 10; t1/t2 <br> fOUT < $166 \mathrm{MHz}, 50 \%$ of $\mathrm{V}_{\mathrm{DD}}$ | 45 | 50 | 55 | \% |
| ${ }^{\text {2 }} \mathrm{HI}$ | Output Duty Cycle | Duty cycle is defined in Figure 8; $\mathrm{t} 1 / \mathrm{t} 2$ fOUT > $166 \mathrm{MHz}, 50 \%$ of $V_{D D}$ | 40 | 50 | 60 | \% |
| $\mathrm{t}_{\text {LO }}$ | Rising Edge Slew Rate ( $\mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}$ ) | Output clock rise time, $20 \%$ to $80 \%$ of $V_{D D L}$. Defined in Figure 9 | 0.6 | 1.2 |  | V/ns |
| ${ }^{\text {4 }}$ LO | Falling Edge Slew Rate ( $\mathrm{V}_{\mathrm{DDL}}=2.5 \mathrm{~V}$ ) | Output dlock fall time, $80 \%$ to $20 \%$ of $\mathrm{V}_{\mathrm{DDL}}$. Defined in Figure 9 | 0.6 | 1.2 |  | V/ns |
| ${ }^{\text {t3 }} \mathrm{HI}$ | Rising Edge Slew <br> Rate ( $\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$ ) | Output dlock rise time, 20\% to 80\% of $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDL}}$. Defined in Figure 9 | 0.8 | 1.4 |  | V/ns |
| ${ }^{\text {t4 }} \mathrm{HI}$ | Falling Edge Slew Rate ( $\mathrm{V}_{\mathrm{DDL}}=3.3 \mathrm{~V}$ ) | Output dlock fall time, $80 \%$ to $20 \%$ of $\mathrm{V}_{\mathrm{DD}} / \mathrm{V}_{\mathrm{DDL}}$. Defined in Figure 9 | 0.8 | 1.4 |  | V/ns |
| t5 ${ }^{[8]}$ | Skew | Output-output skew between related outputs |  |  | 250 | ps |
| t6 ${ }^{19}$ | Clock Jitter | Peak-to-peak period jitter |  | 250 |  | ps |
| t10 | PLL Lock Time |  |  | 0.30 | 3 | ms |

## Device Characteristics

| Parameter | Name | Value | Unit |
| :---: | :---: | :---: | :---: |
| $\theta_{\mathrm{JA}}$ | Theta JA | 115 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Complexity | Transistor Count | 74,600 | Transistors |

## Ordering Information

| Ordering Code | Package Type | Operating Range | Operating Voltage |
| :---: | :---: | :---: | :---: |
| CY22150FC ${ }^{[11]}$ | 16-Pin TSSOP | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150FCT ${ }^{[11]}$ | 16-Pin TSSOP - Tape and Reel | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150FI ${ }^{[1]}$ | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150ZI-xxxT ${ }^{[10,11]}$ | 16-Pin TSSOP- Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFC | 16-Pin TSSOP | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFCT | 16-Pin TSSOP - Tape and Reel | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFI | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KZI-xxx ${ }^{[10]}$ | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KZI-xxxT ${ }^{[10]}$ | 16-Pin TSSOP- Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| Pb-Free |  |  |  |
| CY22150FZXC ${ }^{[11]}$ | 16-Pin TSSOP | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150FZXCT ${ }^{[11]}$ | 16-Pin TSSOP - Tape and Reel | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150FZXI ${ }^{[1]}$ | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150FZXIT ${ }^{[1]}$ | 16-Pin TSSOP - Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150ZXC-xxx ${ }^{[10,11]}$ | 16-Pin TSSOP | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150ZXC-xxxT ${ }^{[10,11]}$ | 16-Pin TSSOP- Tape and Reel | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150ZXI-xxx ${ }^{[10,11]}$ | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150ZXI-xxx ${ }^{[10,11]}$ | 16-Pin TSSOP- Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFZXC | 16-Pin TSSOP | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFZXCT | 16-Pin TSSOP - Tape and Reel | Commercial (0 to $70^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFZXI | 16-Pin TSSOP | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KFZXIT | 16-Pin TSSOP - Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| CY22150KZXI-xxxT ${ }^{[10]}$ | 16-Pin TSSOP- Tape and Reel | Industrial (-40 to $85^{\circ} \mathrm{C}$ ) | 3.3 V |
| Programmer |  |  |  |
| CY3672-USB | FTG Programmer with USB interface |  |  |
| CY3672ADP000 | CY22150 Socket for CY3672-USB |  |  |

## Notes

7. Not $100 \%$ tested, guaranteed by design
8. Skew value guaranteed when outputs are generated from the same divider bank. See Logic Block Diagram on page 1 for more information.
9. Jitter measurements vary. Actual jitter is dependent on XIN jitter and edge rate, number of active outputs, output frequencies, $\mathrm{V}_{\mathrm{DDL}}$, ( 2.5 V or 3.3 V jitter)
10. The CY22150ZC-xxx and CY22150ZI-XXX are factory programmed configurations. Factory programming is available for high volume design opportunities of 100 Ku/year or more in production. For more details, contact your local Cypress FAE or Cypress Sales Representative.
11. Not recommended for new designs.

## Package Diagram

Figure 11. 16-Pin TSSPO 4.40 mm Body Z16.173


DIMENSIONS IN MM[INCHES] MIN.
MAX.
REFERENCE JEDEC MO-153
PACKAGE WEIGHT 0.05 gms

| PART \# |  |
| :--- | :--- |
| Z16.173 | STANDARD PKG. |
| ZZ16.173 | LEAD FREE PKG. |




## Document History Page

Document Title: CY22150 One-PLL General-Purpose Flash-Programmable and 2-Wire Serially-Programmable Clock Generator
Document Number: 38-07104

| REV. | $\begin{aligned} & \text { ECN } \\ & \text { NO. } \end{aligned}$ | Issue Date | Orig. of Change | Description of Change |
| :---: | :---: | :---: | :---: | :---: |
| ** | 107498 | 08/08/01 | CKN | New Data Sheet |
| *A | 110043 | 02/06/02 | CKN | Preliminary to Final |
| *B | 113514 | 05/01/02 | CKN | Removed overline on Figure 6 Register Address Register Data Changed CLK $_{\text {HIGH }}$ unit from ns to $\mu$ in parameter description table Added (sink) to rows 1 and 4 and added (source) to rows 2 and 3 in the DC Electrical Characteristics table (Figure ) |
| *C | 121868 | 12/14/02 | RBI | Power up requirements added to Operating Conditions Information |
| *D | 125453 | 05/19/03 | CKN | Changed 0 to 1 under 12H/D5 of Table 2 and Table 4. Reworded and reformatted Programmable Crystal Input Oscillator Gain Settings text. |
| *E | 242808 | See ECN | RGL | Minor Change: Fixed the broken line in the block diagram |
| *F | 252352 | See ECN | RGL | Corrected Table 2 specs. |
| *G | 296084 | See ECN | RGL | Added Pb-Free Devices |
| *H | 2440846 | See ECN | AESA | Updated template. Added Note "Not recommended for new designs." Added part number CY22150KFC, CY22150KFCT, CY22150KFI, CY22150KFZXC, CY22150KFZXCT, CY22150KFZXI, CY22150KFZXIT, CY22150KZXI-xxxT, and CY22150KZI-xxxT in ordering information table. Replaced Lead Free with Pb-Free. |
| *\| | 2649578 | 01/29/09 | KVM/PYRS | Removed reference to note "Not recommended for new designs" for the following parts: CY22150KFC, CY22150KFCT, CY22150KFI <br> Added CY22150KZI-xxx to the Ordering Information Table <br> Removed CY22150ZC-xxx, CY22150ZC-xxxT and CY22150ZI-xxx from the Ordering Information Table <br> Changed CY3672 to CY3672-USB, and moved to the bottom of the table |

## Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

## Products

PSoC
Clocks \& Buffers
Wireless
Memories
Image Sensors
psoc.cypress.com
clocks.cypress.com
wireless.cypress.com
memory.cypress.com
image.cypress.com

## PSoC Solutions

| General | psoc.cypress.com/solutions |
| :--- | ---: |
| Low Power/Low Voltage | psoc.cypress.com/low-power |
| Precision Analog | psoc.cypress.com/precision-analog |
| LCD Drive | psoc.cypress.com/lcd-drive |
| CAN 2.0b | psoc.cypress.com/can |
| USB | psoc.cypress.com/usb |

© Cypress Semiconductor Corporation, 2001-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement

