

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

#### **ON Semiconductor®**



# PCS3P73U00A USB 2.0 Peak EMI reduction IC

#### **General Features**

- 1x Peak EMI Reduction IC
- Input frequency:
  - 10MHz 60MHz @ 2.5V
  - 10MHz 70MHz @ 3.3V
- Output frequency: 10MHz - 60MHz @ 2.5V 10MHz - 70MHz @ 3.3V
- Supply Voltage: 2.5V±0.2V

3.3V ±0.3V

- Analog Spread Selection up to ±0.5%
- ModRate selection option
- Commercial temperature range
- 8-pin TSSOP, SOIC and TDFN (2mmX2mm) Package
- Conforms to USB2.0 compliance standards
- The First True Drop-in Solution

#### **Product Description**

PCS3P73U00A is a versatile, 3.3V / 2.5V Peak EMI reduction IC. PCS3P73U00A accepts an input clock either from a Crystal or from an external reference (AC or DC

coupled to XIN / CLKIN) and locks on to it delivering a 1x modulated clock output. PCS3P73U00A has a Frequency Selection (FS) control that facilitates selecting one of the two frequency ranges within the operating frequency range. Refer to the *Frequency Selection Table* for details.


PCS3P73U00A has an SSEXTR pin to select different deviations depending upon the value of an external resistor connected between SSEXTR and GND. Modulation Rate (MR) control selects two different Modulation Rates.

PCS3P73U00A operates from a 3.3V / 2.5V supply and is available in an 8-pin TSSOP, SOIC, and TDFN (2mmX2mm) packages, over commercial temperature range.


#### Application

PCS3P73U00A is targeted for USB applications. Refer to *SSEXTR Resistance Table for USB2.0 Compliance* for commonly used frequencies.

### **Block Diagram**



# **Pin Configuration**



# **Pin Description**

Pin #	Pin Name	Pin Type	Description
1	XIN / CLKIN	Ι	Crystal connection or external reference clock input.
2	XOUT	0	Crystal connection. If using an external reference, this pin should be left open.
3	FS	I	Frequency Select.Pull LOW to select Low Frequency range. Selects High Frequency range when pulled HIGH. Has an internal pull-up resistor ( <i>see Frequency Selection Table</i> for details).
4	GND	Р	Ground.
5	ModOUT	0	Buffered Modulated clock output.
6	MR	I	Modulation Rate Select. When LOW selects Low Modulation Rate. Selects High Modulation Rate when pulled HIGH. Has an internal pull-down resistor.
7	SSEXTR	I	Analog Spread Selection through external resistor to GND.
8	VDD	Р	3.3V / 2.5V supply Voltage

# **Frequency Selection table**

VDD(V)	FS	Frequency (MHz)
	0	10-20
2.5V	1	20-60
	0	10-27
3.3V	1	20-70

### **Absolute Maximum Rating**

Symbol	Parameter	Rating	Unit		
V <sub>DD</sub>	Voltage on any pin with respect to Ground	-0.5 to +4.6	V		
T <sub>STG</sub>	Storage temperature	-65 to +125	°C		
Ts	Max. Soldering Temperature (10 sec)	260	°C		
TJ	T <sub>J</sub> Junction Temperature 150 °C		°C		
T <sub>DV</sub> Static Discharge Voltage (As per JEDEC STD22- A114-B) 2 KV					
	Note: These are stress ratings only and are not implied for functional use. Exposure to absolute maximum ratings for prolonged periods of time may affect device reliability.				

# **Operating Conditions**

Parameter	Description	Min	Max	Unit
V <sub>DD(3.3V)</sub>	Supply Voltage	3.0	3.6	V
V <sub>DD(2.5V)</sub>	Supply Voltage	2.3	2.7	V
T <sub>A</sub>	Operating Temperature (Ambient Temperature)	0	+70	°C
CL	Load Capacitance		10	рF
C <sub>IN</sub>	Input Capacitance		7	pF

# Electrical Characteristics for 3.3V Supply voltage

Parameter	Description	Test Conditions		Min	Тур	Max	Unit
V <sub>DD</sub>	Supply Voltage			3.0	3.3	3.6	V
V <sub>IL</sub>	Input LOW Voltage					0.8	V
V <sub>IH</sub>	Input HIGH Voltage			2.0			V
I <sub>IL</sub>	Input LOW Current	$V_{IN} = 0V$				-50	μA
Цн	Input HIGH Current	$V_{IN} = V_{DD}$				50	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8mA				0.4	V
V <sub>он</sub>	Output HIGH Voltage	I <sub>OH</sub> = -8mA	I <sub>ОН</sub> = -8mA				V
Icc	Static Supply Current	XIN / CLKIN pulled to GND				750	μA
	Durantia Quarta Quart		FS=0; @ 12MHz		8		
I <sub>DD</sub>	Dynamic Supply Current	Unloaded outputs	FS=1; @ 48MHz		12		mA
Zo	Output Impedance				30		Ω

### Switching Characteristics for 3.3 Supply Voltage

Parameter	Test Conditions	Min	Тур	Max	Unit
	FS=0	10	12	27	
Input Frequency	FS=1	20	48	70	
	FS=0	10	12	27	MHz
ModOUT	FS=1	20	48	70	
Duty Cycle <sup>1,2</sup>	Measured at $V_{DD}$ /2	45	50	55	%
Rise Time <sup>1,2</sup>	Measured between 20% to 80%		1.1		nS
Fall Time <sup>1,2</sup>	Measured between 80% to 20%		0.7		nS
Cycle-to-Cycle Jitter <sup>1,2</sup>	Loaded outputs		±150		pS
PLL Lock Time <sup>2</sup>	Stable power supply, valid clock presented on XIN / CLKIN pin			3	mS

Notes: 1. All parameters are specified with 10pF loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

# **Electrical Characteristics for 2.5V Supply voltage**

Parameter	Description	Test Conditions		Min	Тур	Max	Unit
V <sub>DD</sub>	Supply Voltage			2.3	2.5	2.7	V
VIL	Input LOW Voltage					0.7	V
VIH	Input HIGH Voltage			1.7			V
IIL	Input LOW Current	V <sub>IN</sub> = 0V				-50	μA
I <sub>IH</sub>	Input HIGH Current	$V_{IN} = V_{DD}$				50	μA
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 8mA				0.6	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>ОН</sub> = -8mA		1.8			V
I <sub>CC</sub>	Static Supply Current	XIN / CLKIN pulled	to GND			500	μA
	Durania Quarka Quarant		FS=0; @ 12MHz		5		
I <sub>DD</sub>	Dynamic Supply Current	Unloaded outputs	FS=1; @ 48MHz		8		mA
Zo	Output Impedance				40		Ω


### Switching Characteristics for 2.5V Supply Voltage

Parameter	Test Conditions	Min	Тур	Мах	Unit
–	FS=0	10	12	20	
Input Frequency	FS=1	20	48	60	
	FS=0	10	12	20	MHz
ModOUT	FS=1	20	48	60	
Duty Cycle <sup>1,2</sup>	Measured at $V_{DD}$ /2	45	50	55	%
Rise Time <sup>1,2</sup>	Measured between 20% to 80%		1.6		nS
Fall Time <sup>1,2</sup>	Measured between 80% to 20%		0.8		nS
Cycle-Cycle Jitter <sup>1,2</sup>	Loaded outputs		±200		pS
PLL Lock Time <sup>2</sup>	Stable power supply, valid clock presented on XIN / CLKIN pin			3	mS

Notes: 1. All parameters are specified with 10pF loaded outputs.

2. Parameter is guaranteed by design and characterization. Not 100% tested in production.

# PCS3P73U00A



# Fig. 1: Typical Crystal Interface Circuit

Note: For AC Coupled Interface refer to Application Brief: CT100801.

### **Typical Crystal Specifications**


Fundamental AT cut parallel resonant crystal		
Nominal frequency	48MHz	
Frequency tolerance	±50ppm or better at 25°C	
Operating temperature range	-25°C to +85°C	
Storage temperature	-40°C to +85°C	
Load capacitance	18pF	
Shunt capacitance	7pF maximum	
ESR	25 Ω	

#### R<sub>Compliance</sub>

The value of the compliance resistor,  $R_{Compliance}$  sets the USB2.0 signaling rate (frequency) deviation to 1000ppm peak-to-peak (+/-500ppm). It causes a -4dB peak power EMI reduction at the 480MHz fundamental USB2.0 frequency. Higher harmonics are reduced more.

If the R<sub>Compliance</sub> is set to a lower value than its compliance limit, it will set the USB2.0 signaling rate (frequency) deviation to above 1000ppm peak-to-peak. For settings above 1000ppm the USB2.0 compliance pass/fail becomes gradually intermittent. USB2.0 functionality is maintained upto 3000ppm peak-to-peak signaling rate (frequency) deviation. The EMI tradeoff in the system is attenuation/compliance. While fully functional (and compliant intermittent) the 2000ppm frequency deviation can provide -7dB of EMI attenuation at the 480MHz fundamental.

# **PCS3P73U00A**



Deviation Vs Resistance (MR=0)

Fig. 2: Deviation Vs Resistance for USB 2.0 Compliance (MR=0)




Fig. 3: Deviation Vs Resistance for USB 2.0 Compliance (MR=1)

# SSEXTR Resistance Table for USB2.0 compliance (R<sub>Compliance</sub>)

VDD = 3.3V; MR = 0

Frequency (MHz)	FS (MHz)	SSEXTR <sup>1</sup> Resistance (KΩ)
12	0	10
15	0	8.87
24	0	6.81
24	1	13.7
25	0	6.98
23	1	13.7
30	1	12.1
48	1	10

Frequency (MHz)	FS (MHz)	SSEXTR <sup>1</sup> Resistance (KΩ)
12	0	17.8
15	0	13
24	0	6.49
24	1	39.2
25	0	6.49
23	1	35.7
30	1	29.4
48	1	19.1

VDD = 2.5V; MR = 0

Frequency (MHz)	FS (MHz)	SSEXTR <sup>1</sup> Resistance (KΩ)	
12	0	10	
15	0	8.87	
24	1	13.7	
25	1	13.7	
30	1	12.1	
48	1	10	
Note: 1. Standard 1% tolerance Resistors.			


1. Standard 1% tolerance Resistors. Device to Device variation of Deviation is ±10%.

VDD = 2.5V; MR = 1

Frequency (MHz)	FS (MHz)	SSEXTR <sup>1</sup> Resistance (KΩ)
12	0	17.8
15	0	13
24	1	39.2
25	1	35.7
30	1	29.4
48	1	19.1

VDD = 3.3V; MR = 1

Fig. 4:Eye Diagram example (480MHz) computed from the USB-IF test pattern during USB2.0 compliance verification of an existing HOST PHY ASIC clocked at 48MHz by PCS3P73U00A.



#### Results based on USB-IF / Waiver Limits:

Measurement Name	Minimum	Maximum	Mean	pk-pk	Standard Deviation	RMS	Population	Status
Monotonic Property	-	-	-	-	-	-	0	Pass
Eye Diagram Test	-	-	-	-	-	-	-	Pass
Signal Rate	471.8836Mbps	488.7984Mbps	479.8467Mbps	0.0000bps	2.881103Mbps	480.0828Mbps	512	Pass
EOP Width	-	-	15.74583ns	-	-	-	1	Pass
EOP Width (Bits)	-	-	7.555586	-	-	-	1	Pass
Rise Time	568.8889ps	854.1667ps	692.4406ps	285.2778ps	58.62538ps	694.8948ps	107	Pass
Fall Time	554.5263ps	825.0000ps	691.5909ps	270.4737ps	55.33780ps	693.7807ps	107	Pass

Monotonicity test is performed on the test limits of 25.0% and 75.0%.

#### Additional Information:

Consecutive Jitter range:	-79.57ps to 88.44ps	RMS Jitter	37.01ps
KJ Paired Jitter range:	-61.95ps to 75.99ps	RMS Jitter	17.61ps
JK Paired Jitter range:	-37.71ps to 49.32ps	RMS Jitter	15.43ps

\*The Overall Result for this test is Pass, because one or more individual status of the measurements is Pass. For this test, the recommended configuration for USB2 testing (as per USB-IF) is on Tier 1.






Fig. 5: EMI Radiated Emission Test Circuit (requires USB PHY ASIC, not shown here)








# Package Information


8-lead TSSOP (4.40-MM Body)




	Dimensions				
Symbol	Inc	hes	Millimeters		
	Min	Max	Min	Мах	
А		0.043		1.10	
A1	0.002	0.006	0.05	0.15	
A2	0.033	0.037	0.85	0.95	
В	0.008	0.012	0.19	0.30	
С	0.004	0.008	0.09	0.20	
D	0.114	0.122	2.90	3.10	
E	0.169	0.177	4.30	4.50	
е	0.026 BSC		0.65 BSC		
н	0.252 BSC		6.40 BSC		
L	0.020	0.028	0.50	0.70	
θ	0°	8°	0°	8°	


# PCS3P73U00A

8-Pin SOIC



	Dimensions				
Symbol	Inches		Millimeters		
	Min	Max	Min	Мах	
A1	0.004	0.010	0.10	0.25	
А	0.053	0.069	1.35	1.75	
A2	0.049	0.059	1.25	1.50	
В	0.012	0.020	0.31	0.51	
С	0.007	0.010	0.18	0.25	
D	0.193 BSC		4.90 BSC		
E	0.154 BSC		3.91 BSC		
е	0.050 BSC		1.27 BSC		
н	0.236 BSC		6.00 BSC		
L	0.016	0.050	0.41	1.27	
θ	0°	8°	0°	8°	





	Dimensions				
Symbol	Inch	nes	Millimeters		
	Min	Max	Min	Мах	
А	0.027	0.0315	0.70	0.80	
A3	0.008 BSC		0.2	0.203 BSC	
b	0.008	0.012	0.20	0.30	
D	0.079 BSC		2.00 BSC		
E	0.078 BSC		2.00 BSC		
е	0.020 BSC		0.5	50 BSC	
L	0.020	0.024	0.50	0.60	
е	0.020 BSC		0.50 BSC		
L	0.020	0.024	0.50	0.60	

#### **Ordering Code**

Part Number	Marking	Package	Temperature
P3P73U00AG-08SR	BML	8-Pin SOIC, Tape & Reel, Green	0°C to +70°C
P3P73U00AG-08ST	BML	8-Pin SOIC, Tube, Green	0°C to +70°C
PCP73U00AG-08TR	BML	8-Pin TSSOP, Tape & Reel, Green	0°C to +70°C
P3P73U00AG-08TT	BML	8-Pin TSSOP, Tube, Green	0°C to +70°C
P3P73U00AG-08CR	BM	8-Pin TDFN (2mmX2mm),Tape & Reel, Green	0°C to +70°C

Note: Many ON Semiconductor products are protected by issued patents or applications for patent.

**ON Semiconductor** and <sup>CD</sup> are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. U.S Patent Pending; Timing-Safe and Active Bead are trademarks of PulseCore Semiconductor, a wholly owned subsidiary of ON Semiconductor. This literature is subject to all applicable copyrig

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303-675-2175 or 800-344-3860 Toll Free USA/Canada **Fax:** 303-675-2176 or 800-344-3867 Toll Free USA/Canada **Email:** orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

# ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative