## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## ASM5P2304A

### 3.3 V Zero Delay Buffer

## Description

ASM5P2304A is a versatile, 3.3 V zero-delay buffer designed to distribute high-speed clocks in PC, workstation, datacom, telecom and other high-performance applications. It is available in 8 -pin package. The part has an on-chip PLL which locks to an input clock presented on the REF. The PLL feedback is required to be driven to FBK pin, and can be obtained from one of the outputs. The input-to-output propagation delay is guaranteed to be less than $\pm 250 \mathrm{pS}$, and the output-to-output skew is guaranteed to be less than 200 pS.

ASM5P2304A has two banks of two outputs each. Multiple ASM5P2304A devices can accept the same input clock and distribute it. In this case the skew between the outputs of the two devices is guaranteed to be less than 500 pS .

ASM5P2304A is available in two different configurations. Refer to ASM5P2304A Configurations Table. The ASM5P2304A-1 is the base part, where the output frequencies equal the reference if there is no counter in the feedback path. The ASM5P2304A-1H is the high-drive version of the -1 and the rise and fall times on this device are faster.

ASM5P2304A-2 allows the user to obtain REF and $1 / 2 \mathrm{x}$ or 2 x frequencies on each output bank. The exact configuration and output frequencies depend on which output drives the feedback pin.

## Features

- Zero Input-Output Propagation Delay, Adjustable by Capacitive Load on FBK Input
- Multiple Configurations -

Refer to ASM5P2304A Configurations Table

- Input Frequency Range: 10 MHz to 133 MHz
- Multiple Low-skew Outputs
- Output-Output Skew less than 200 pS
- Device-Device Skew less than 500 pS
- Two Banks of Two Outputs Each
- Less than 200 pS Cycle-to-Cycle Jitter

$$
(-1,-1 \mathrm{H},-2,-2 \mathrm{H})
$$

- $8-$ pin SOIC Package
- 3.3 V Operation
- Commercial and Industrial Temperature Range
- Advanced 0.35 !! CMOS Technology
- These Devices are $\mathrm{Pb}-$ Free, Halogen Free/BFR Free and are RoHS Compliant

ON Semiconductor ${ }^{\text {® }}$
http:/lonsemi.com


SOIC-8 S SUFFIX CASE 751BD


ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 8 of this data sheet.


Figure 1. Block Diagram

Table 1. ASM5P2304A CONFIGURATIONS

| Device | Feedback From | Bank A Frequency | Bank B Frequency |
| :--- | :---: | :---: | :---: |
| ASM5P2304A $(-1,1 \mathrm{H})$ | Bank A or Bank B | Reference | Reference |
| ASM5P2304A $(-2,-2 \mathrm{H})$ | Bank A | Reference | Reference $/ 2$ |
| ASM5P2304A $(-2,-2 \mathrm{H})$ | Bank B | $2 \times$ Reference | Reference |

## Zero Delay and Skew Control

For applications requiring zero input-output delay, all outputs must be equally loaded.


Figure 2. REF Input to CLKA/CLKB Delay vs. Difference in Loading between FBK Pin and CLKA/CLKB Pins

To close the feedback loop of the ASM5P2304A, the FBK pin can be driven from any of the four available clock outputs. The output driving the FBK pin will be driving a total load of 7 pF plus any additional load that it drives. The relative loading of this output (with respect to the remaining outputs) can adjust the input-output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs including the one providing feedback should be equally loaded. If input-output delay adjustments are required, use the above graph to calculate loading differences between the feedback output and remaining outputs. For zero output-output skew, be sure to load outputs equally.

Table 2. PIN DESCRIPTION

| Pin \# | Pin Name |  |
| :---: | :---: | :--- |
| 1 | REF (Note 1) | Input reference clock frequency, 5 V tolerant input |
| 2 | CLKA1 (Note 2) | Buffered clock output, bank A |
| 3 | CLKA2 (Note 2) | Buffered clock output, bank A |
| 4 | GND | Ground |
| 5 | CLKB1 (Note 2) | Buffered clock output, bank B |
| 6 | CLKB2 (Note 2) | Buffered clock output, bank B |
| 7 | $V_{\text {DD }}$ | 3.3 V supply |
| 8 | FBK | PLL feedback input |

1. Weak pull-down.
2. Weak pull-down on all outputs.

Table 3. ABSOLUTE MAXIMUM RATINGS

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Supply Voltage to Ground Potential | -0.5 | +4.6 | V |
| DC Input Voltage (Except REF) | -0.5 | $\mathrm{~V}_{\mathrm{DD}}+0.5$ | V |
| DC Input Voltage (REF) | -0.5 | 7 | V |
| Storage Temperature | -65 | +150 | ${ }^{\circ} \mathrm{C}$ |
| Max. Soldering Temperature (10 sec) |  | 260 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature |  | 150 | ${ }^{\circ} \mathrm{C}$ |
| Static Discharge Voltage (As per JEDEC STD22- A114-B) |  | 2000 | $\mathrm{~V}^{\mathrm{C}}$ |

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ASM5P2304A

Table 4. OPERATING CONDITIONS

| Parameter | Description |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{D D}$ | Supply Voltage |  | 3.0 | 3.6 | V |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Temperature (Ambient Temperature) | Commercial temperature | 0 | 70 | ${ }^{\circ} \mathrm{C}$ |
|  |  | Industrial temperature | -40 | 85 |  |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, below 100 MHz |  |  | 30 | pF |
| $\mathrm{C}_{\mathrm{L}}$ | Load Capacitance, from 100 MHz to 133 MHz |  |  | 15 | pF |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance (Note 3) |  |  | 7 | pF |

3. Applies to both Ref Clock and FBK.

Table 5. ELECTRICAL CHARACTERISTICS

| Parameter | Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IL }}$ | Input LOW Voltage |  |  |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input HIGH Voltage |  |  | 2.2 |  | V |
|  | Input LOW Current | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  |  | 50 | !! ${ }^{\text {A }}$ |
| $\mathrm{IIH}^{\text {H }}$ | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{DD}}$ |  |  | 100 | !! ${ }^{\text {A }}$ |
| $\mathrm{V}_{\text {OL }}$ | Output LOW Voltage (Note 4) | $\begin{aligned} & \mathrm{I}_{\mathrm{OL}}=8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}(-1 \mathrm{H},-2 \mathrm{H}) \end{aligned}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output HIGH Voltage (Note 4) | $\begin{aligned} & \mathrm{I}_{\mathrm{OH}}=-8 \mathrm{~mA}(-1,-2) \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}(-1 \mathrm{H},-2 \mathrm{H}) \end{aligned}$ |  | 2.4 |  | V |
| IDD | Supply Current | Unloaded outputs @ 100 MHz | Commercial temp. |  | 35 | mA |
|  |  |  | Industrial temp. |  | 40 |  |
|  |  | Unloaded outputs @ 66 MHz ,$(-1,-1 \mathrm{H},-2,-2 \mathrm{H})$ | Commercial temp. |  | 25 |  |
|  |  |  | Industrial temp. |  | 30 |  |
|  |  | Unloaded outputs @ 33 MHz ,$(-1,-1 \mathrm{H},-2,-2 \mathrm{H})$ | Commercial temp. |  | 16 |  |
|  |  |  | Industrial temp. |  | 20 |  |

4. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.

Table 6. SWITCHING CHARACTERISTICS (Notes 5, 6)

| Parameter |  | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Frequency |  | 30 pF load | ( $-1,-1 \mathrm{H})$ devices | 10 |  | 100 | MHz |
|  |  | ( $-2,-2 \mathrm{H}$ ) devices | 12 |  | 100 |  |
|  |  | 15 pF load | ( $-1,-1 \mathrm{H}$ ) devices | 10 |  | 133 |  |
|  |  | (-2, -2H) devices | 12 |  | 133 |  |
| Duty Cycle (Note 7) ( $-1,-2,-1 \mathrm{H},-2 \mathrm{H}$ ) |  |  | Measured at 1.4 V , $F_{\text {OUT }}<66.66 \mathrm{MHz}, 30 \mathrm{pF}$ load |  | 40 | 50 | 60 | \% |
| Duty Cycle (Note 7)$(-1,-2,-1 \mathrm{H},-2 \mathrm{H})$ |  | Measured at 1.4 V , $\mathrm{F}_{\text {OUT }} \leq 50 \mathrm{MHz}, 15 \mathrm{pF}$ load |  | 45 | 50 | 55 | \% |
| $\begin{aligned} & \text { Output Rise Time (Note } 7 \text { ) } \\ & (-1,-2) \end{aligned}$ |  | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | Commercial temp. |  |  | 2.2 | nS |
|  |  | Industrial temp. |  |  | 2.5 |  |  |
| Output Rise Time (Note 7)$(-1 \mathrm{H},-2 \mathrm{H})$ |  |  | Measured between 0.8 V and $2.0 \mathrm{~V}, 30 \mathrm{pF}$ load | Commercial temp., Industrial temp. |  | 1.5 | 2 | nS |
| Output Rise Time (Note 7) $(-1,-2)$ |  | Measured between 0.8 V and 2.0 V , 15 pF load |  |  |  | 1.5 | nS |
| Output Fall Time (Note 7)$(-1,-2)$ |  | Measured between 2.0 V and $0.8 \mathrm{~V}, 30 \mathrm{pF}$ load | Commercial temp. |  |  | 2.2 | nS |
|  |  | Industrial temp. |  |  | 2.5 |  |  |
| $\begin{aligned} & \text { Output Fall Time (Note 7) } \\ & (-1 \mathrm{H},-2 \mathrm{H}) \end{aligned}$ |  |  | Measured between 2.0 V and 0.8 V , 30 pF load | Commercial temp., Industrial temp. |  | 1.25 | 1.5 | nS |
| $\begin{aligned} & \text { Output Fall Time (Note 7) } \\ & (-1,-2) \end{aligned}$ |  | Measured between 2.0 V and 0.8 V , 15 pF load |  |  |  | 1.5 | nS |
| Output-to-output skew on same bank ( $-1,-1 \mathrm{H},-2,-2 \mathrm{H}$ ) (Note 7) |  | All outputs equally loaded |  |  |  | 200 | pS |
| Output bank A -to- output bank B skew $(-1,-1 \mathrm{H})$ |  | All outputs equally loaded |  |  |  | 200 |  |
| Output bank A to output Bank B skew ( $-2,-2 \mathrm{H}$ ) (Note 7) |  | All outputs equally loaded |  |  |  | 400 |  |
| Delay, REF Rising Edge to FBK Rising Edge (Note 7) |  | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ |  |  | 0 | $\pm 250$ | pS |
| Device-to-Device Skew (Note 7) |  | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ on the FBK pins of the device |  |  | 0 | 500 | pS |
| Cycle-to-Cycle Jitter (Note 7) | $(-1,-1 \mathrm{H})$ | Measured at 66.67 MHz, loaded outputs, 15 pF load |  |  |  | 180 | pS |
|  |  | Measured at 66.67 MHz , loaded outputs, 30 pF load |  |  |  | 200 |  |
|  |  | Measured at 133 MHz , loaded outputs, 15 pF load |  |  |  | 125 |  |
|  | $(-2,-2 \mathrm{H})$ | Measured at 66.67 MHz , Io | outputs, 15 pF load |  |  | 380 |  |
|  |  | Measured at 66.67 MHz , Io | outputs, 30 pF load |  |  | 400 |  |
| PLL Lock Time (Note 7) |  | Stable power supply, valid clock presented on REF and FBK pins |  |  |  | 1.0 | mS |

5. For all measurements use Test Circuit \#1.
6. All parameters are specified at Commercial and Industrial temperature unless stated otherwise.
7. Parameter is guaranteed by design and characterization. Not $100 \%$ tested in production.


Figure 3. Duty Cycle Timing


Figure 4. All Outputs Rise/Fall Time


Figure 5. Output-Output Skew


Figure 6. Input-Output Propagation Delay


Figure 7. Device-Device Skew


Figure 8. Test Circuit

ASM5P2304A

## PACKAGE DIMENSIONS

SOIC 8, 150 mils
CASE 751BD-01
ISSUE O


| SYMBOL | MIN | NOM | MAX |  |
| :---: | :---: | :---: | :---: | :---: |
| A | 1.35 |  | 1.75 |  |
| A1 | 0.10 |  | 0.25 |  |
| b | 0.33 |  | 0.51 |  |
| c | 0.19 |  | 0.25 |  |
| D | 4.80 |  | 5.00 |  |
| E | 5.80 |  | 6.20 |  |
| E1 | 3.80 |  | 4.00 |  |
| e | 1.27 BSC |  |  |  |
| h | 0.25 |  | 0.50 |  |
| L | 0.40 |  | 1.27 |  |
| $\theta$ | $0^{\circ}$ |  |  |  |

TOP VIEW


SIDE VIEW
END VIEW

Notes:
(1) All dimensions are in millimeters. Angles in degrees.
(2) Complies with JEDEC MS-012.

Table 7. ORDERING INFORMATION

| Part Number | Marking | Package Type | Temperature |
| :---: | :---: | :---: | :---: |
| P5P2304AF-1-08SR | 5P2304AF-1 | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Commercial |
| ASM5P2304AF-1-08-ST | 5P2304AF-1 | 8-pin 150-mil SOIC-TUBE, Pb free | Commercial |
| ASM5I2304AF-1-08-SR | 5I2304AF-1 | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Industrial |
| ASM5I2304AF-1-08-ST | 5I2304AF-1 | 8-pin 150-mil SOIC-TUBE, Pb free | Industrial |
| P5P2304AF-1H08SR | 5P2304AF-1H | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Commercial |
| ASM5P2304AF-1H-08-ST | 5P2304AF-1H | 8-pin 150-mil SOIC-TUBE, Pb free | Commercial |
| P5I2304AF-1H08SR | 5I2304AF-1H | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Industrial |
| ASM5I2304AF-1H-08-ST | 5I2304AF-1H | 8-pin 150-mil SOIC-TUBE, Pb free | Industrial |
| P5P2304AF-2-08SR | 5P2304AF-2 | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Commercial |
| P5P2304AF-2-08ST | 5P2304AF-2 | 8-pin 150-mil SOIC-TUBE, Pb free, Pb free | Commercial |
| ASM5I2304AF-2-08-SR | 5I2304AF-2 | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Industrial |
| P5I2304AF-2-08ST | 512304AF-2 | 8-pin 150-mil SOIC-TUBE, Pb free | Industrial |
| ASM5P2304AF-2H-08-SR | 5P2304AF-2H | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Commercial |
| ASM5P2304AF-2H-08-ST | 5P2304AF-2H | 8-pin 150-mil SOIC-TUBE, Pb free | Commercial |
| ASM5I2304AF-2H-08-SR | $512304 \mathrm{AF}-2 \mathrm{H}$ | 8-pin 150-mil SOIC-TAPE \& REEL, Pb free | Industrial |
| ASM5I2304AF-2H-08-ST | $512304 \mathrm{AF}-2 \mathrm{H}$ | 8-pin 150-mil SOIC-TUBE, Pb free | Industrial |


#### Abstract

ON Semiconductor and (UN) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. Al operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner


## PUBLICATION ORDERING INFORMATION

## LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

