

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

## DAC14135

DAC14135 14-Bit, 135MSPS D/A Converter



Literature Number: SNAS115

November 1999



## DAC14135 14-bit, 135MSPS D/A Converter

### **General Description**

The DAC14135 is a monolithic 14-bit, 135MSPS digital-to-analog converter. The device has been optimized for use in cellular base stations and other applications where high resolution, high sampling rate, wide dynamic range, and compact size are required. The DAC14135 has many integrated features including a proprietary segmented DAC core, differential current outputs, a band-gap voltage reference, and TTL/CMOS compatible inputs. The converter features an 85dBc spurious free dynamic range (SFDR) at low frequencies and a 70dBc SFDR with 20MHz output signals. The 48-pin TSSOP package provides an extremely small footprint for applications where space is a critical consideration. The DAC14135 operates from a single +5V power supply. The digital power supply can also operate from +3.3V for lower power consumption and compatibility with +3.3V data inputs. The DAC14135 is fabricated in a 0.5µm CMOS process and is specified over the industrial temperature range of -40°C to +85°C. National Semiconductor thoroughly tests each part to verify full compliance with the guaranteed specifications.

### Features

- 135 MSPS
- Wide dynamic range SFDR @ 1MHz f<sub>out</sub>: 85dBc SFDR @ 5MHz f<sub>out</sub>: 79dBc SFDR @ 20MHz f<sub>out</sub>: 70dBc
- Differential Current Outputs
- Low power consumption: 185mW
- Very small package: 48-pin TSSOP
- TTL/CMOS (+3.3V or +5V) inputs

### Applications

- Cellular Basestations: GSM, WCDMA, DAMPS, etc.
- Multi-carrier Basestations
- Multi-standard Basestations
- Direct digital synthesis (DDS)
- ADSL modems
- HFC modems



**DAC14135** (sample rate = 135MSPS,  $T_{min} = -40^{\circ}C$ ,  $T_{max} = +85^{\circ}C$ ,  $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $CV_{DD} =$ 

PARAMETERS	CONDITIONS	TEMP	RATINGS			UNITS	NOTES
			MIN	TYP	MAX		
RESOLUTION FULL SCALE CURRENT MAXIMUM CONVERSION RATE SFDR (1 <sup>ST</sup> Nyquist band) SFDR (1 <sup>ST</sup> Nyquist band) SFDR (1 <sup>ST</sup> Nyquist band) NOISE FLOOR	$\label{eq:fout} \begin{split} f_{out} &= 1 \text{MHz}, \ 0 \text{dBFS} \\ f_{out} &= 5 \text{MHz}, \ 0 \text{dBFS} \\ f_{out} &= 20 \text{MHz}, \ 0 \text{dBFS} \\ f_{out} &= 5 \text{MHz}, \ 0 \text{dBFS} \end{split}$	Full Full Full Full Full +25°C	135 75 70 64	14 20 150 85 79 70 -146		Bits mA MSPS dBc dBc dBc dBFS/Hz	1 1, 2 2 2 1, 2
$\begin{array}{l} \textbf{DYNAMIC LINEARITY} @ \textbf{DV}_{\textbf{DD}} = \textbf{+5V} \\ \text{spurious-free dynamic range} \\ f_{out} = 1 \text{MHz} \\ f_{out} = 5 \text{MHz} \\ f_{out} = 20 \text{MHz} \\ \text{SFDR within a band} \\ \text{four-tone SFDR} \end{array}$	<b>sample rate = 135MSPS</b> 1 <sup>ST</sup> Nyquist band 0dBFS 0dBFS 0dBFS f <sub>out</sub> = 20MHz, 4MHz band 6.2, 9.31, 18.8, 21.95 MHz	Full Full Full +25°C +25°C	75 70 64	85 79 70 90 72		dBc dBc dBc dBc dBc dBc	2 2 1, 2
$\begin{array}{l} \textbf{DYNAMIC LINEARITY} @ \textbf{DV}_{\textbf{DD}} = +3.3V\\ \text{spurious-free dynamic range}\\ f_{out} = 1MHz\\ f_{out} = 5MHz\\ f_{out} = 20MHz \end{array}$	sample rate = 100MSPS $1^{ST}$ Nyquist band 0dBFS, DV <sub>DD</sub> = +3.3V 0dBFS, DV <sub>DD</sub> = +3.3V 0dBFS, DV <sub>DD</sub> = +3.3V	+25°C +25°C +25°C		83 77 70		dBc dBc dBc	
DYNAMIC CHARACTERISTICS glitch impulse settling time to 0.1% rise time fall time	step size = I <sub>fullscale</sub> /2	+25°C +25°C +25°C +25°C +25°C		1 30 0.4 0.4		pV-s ns ns ns	3
DC ACCURACY AND PERFORMANCE differential non-linearity integral non-linearity gain error gain drift offset error reference voltage	20mA output current	+25°C +25°C +25°C Full +25°C +25°C	1.111	±1.0 ±1.5 ±5.0 ±75 10 1.235	1.358	LSB LSB % of FS ppm/°C nA V	
ANALOG OUTPUT PERFORMANCE full scale current compliance voltage (high) compliance voltage (low) output resistance output capacitance	at mid-scale at mid-scale	+25°C +25°C +25°C +25°C +25°C		20 1.25 -0.5 150 8.5		mA V V kΩ pF	
$\begin{array}{l} \textbf{DATA INPUTS} \\ \text{input logic low voltage, } V_{IL} \\ \text{input logic high voltage, } V_{IH} \\ \text{input logic low voltage, } V_{IL} \\ \text{input logic high voltage, } V_{IH} \\ \text{input logic low current, } I_{IL} \\ \text{input logic high current, } I_{IH} \end{array}$	DV <sub>DD</sub> = +3.3V DV <sub>DD</sub> = +3.3V	Full Full Full Full Full Full	3.5 2.4 -10 -10		1.3 0.9 10 10	V V V μΑ μΑ	1 1 1 1 1 1
TIMING maximum conversion rate setup time $(T_S)$ hold time $(T_H)$ propagation delay $(T_{PD})$ latency		Full +25°C +25°C +25°C +25°C	135 0.5 4.5	150 2 1		MSPS ns ns ns clk cycles	1, 2
CLOCK INPUTS clock inputs internal self bias differential clock input swing differential clock input slew rate clock input impedance (single-ended)		+25°C Full Full +25°C	1.5 1	1.5 1.2		V Vpp V/ns kΩ	

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

**DAC14135** (sample rate = 135MSPS,  $T_{min} = -40^{\circ}$ C,  $T_{max} = +85^{\circ}$ C,  $AV_{DD} = +5V$ ,  $DV_{DD} = +5V$ ,  $CV_{DD} = +5V$ , **Electrical Characteristics** full scale current = 20mA, differential 50 $\Omega$  doubly terminated output, unless specified otherwise)

PARAMETERS	CONDITIONS	TEMP	RATINGS			UNITS	NOTES
			MIN	TYP	MAX		
POWER REQUIREMENTS analog supply current digital supply current digital supply current power consumption power consumption AV <sub>DD</sub> power supply rejection ratio	135MSPS, $DV_{DD} = +5V$ 100MSPS, $DV_{DD} = +3.3V$ 135MSPS, $DV_{DD} = +5V$ 100MSPS, $DV_{DD} = +3.3V$ at mid-scale	+25°C +25°C +25°C +25°C +25°C +25°C +25°C		28 9 4.5 185 150 1.0	35 15	mA mA mW mW %FS/V	1 1

Min/max ratings are based on product characterization and simulation. Individual parameters are tested as noted. Outgoing quality levels are determined from tested parameters.

#### Notes

1) These parameters are 100% tested at 25°C.

2) These parameters are sample tested at -40°C, +25°C and +85°C.

Absolute Maximum Ratings						
positive supply voltage (V <sub>DD</sub> )	-0.5V to +6V					
analog output voltage range	-0.7V to +V <sub>DD</sub>					
digital input voltage range	-0.5V to +V <sub>DD</sub>					
output short circuit duration	infinite					
junction temperature	175°C					
storage temperature range	-65°C to 150°C					
lead solder duration (+300°C)	10sec					

Note: Absolute maximum ratings are limiting values, to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability under any of these conditions is not necessarily implied. Exposure to maximum ratings for extended periods may affect device reliability.

 Defined as the net area of undesired output transients in pV-s at a major transition.

### **Recommended Operating Conditions**

positive analog supply voltage positive digital supply voltage positive clock supply voltage operating temperature range +5V ±5% +3.3V or +5V ±5% +5V ±5% -40°C to +85°C

Package Thermal Resistance							
Package	ΑL <sup>θ</sup>	οι <sup>θ</sup>					
48-pin TSSOP	56°C/W	16°C/W					

## Package Transistor Count

Transistor count

8,600

Oraching-Information									
Model	Temperature Range	Description							
DAC14135MT DAC14135MTX DAC14135PCASM	-40°C to +85°C -40°C to +85°C	48-pin TSSOP (industrial temperature range) 48-pin TSSOP (TNR 1000 pc reel) Fully loaded evaluation board with DAC14135 ready for test.							

Ordering Information



NOTE: 1 clock cycle latency

#### DAC14135 Timing Diagram

## DAC14135 Pin Definitions

				I <sub>OUTT</sub> I <sub>OUTF</sub>	(Pins 37, 36) Differential current outputs. Output compliance range is -0.5V to +1.25V.
DGND DGND DGND DV <sub>DD</sub>	1 2 3 4		48         DGND           47         DGND           46         DGND           45         DV <sub>DD</sub>	Clock T Clock F	(Pins 42, 41) Differential clock inputs. Bypass CLOCKF with a $0.1\mu$ F capacitor to CGND if using single-ended clock on CLOCKT. Both inputs have internal self-bias at approximately 1.5V.
DV <sub>DD</sub> (MSB) D13 D12	5 6 7	DAC14135	<ul> <li>44 DV<sub>DD</sub></li> <li>43 CV<sub>DD</sub></li> <li>42 Clock T</li> </ul>	D0 - D13	(Pins 6 - 19) Digital data inputs. CMOS (+3.3V and +5V) and TTL (with +3.3V $\text{DV}_{\text{DD}}$ ) compatible. <b>D13</b> is the MSB.
D11 D10 D9	8 9 10		<ul><li>41 Clock F</li><li>40 CGND</li><li>39 NC</li></ul>	DS	(Pin 20) Data scramble input. If not used, either connect to ground or leave unconnected.
D8 D7	11 12		38 AGND 37 Ioutt	AGND	(Pins 22 - 27, 32, 35, 38) Analog ground.
D6 D5	13 14		36 I <sub>OUTF</sub> 35 AGND	DGND	(Pins 1 - 3, 46 - 48) Digital ground.
D4 D3	15 16		34 AV <sub>DD</sub> 33 AV <sub>DD</sub>	CGND	(Pin 40) Clock ground. Connect to AGND.
D2 D1	17 18		32 AGND 31 REFCOM	AV <sub>DD</sub>	(Pins 33, 34) +5V power supply for the analog section. Bypass to analog ground with a $0.1\mu F$ capacitor.
(LSB) D0 DS NC	19 20 21		30 FSADJ 29 REFIO 28 REFIO	$DV_DD$	(Pins 4, 5, 44, 45) +5V or +3.3V power supply for the digital section. Bypass to digital ground with a $0.1\mu$ F capacitor.
AGND AGND	22 23		27 AGND 26 AGND	CV <sub>DD</sub>	(Pin 43) Internal clock buffer power supply. Bypass to clock ground with 0.1 $\mu\text{F}$ capacitor.
AGND	24		25 AGND	REFIO	(Pin 29) Internal voltage reference output (Vref) or voltage reference input. Nominally +1.235V. Can be overdriven with an external reference. Bypass to AGND with $0.1\mu$ F capacitor.
				REFLO	(Pin 28) Ground for reference circuitry. Should be connected to AGND.
				FSADJ	(Pin 30) Full scale current adjust. Must be connected with an external resistor (Rset) or an external current source (Iref) to analog ground. Ifullscale (mA) = 42.67 x Iref = 42.67 x REFIO/Rset
				REFCOMP	(Pin 31) Compensation pin for the internal reference circuitry. Bypass to analog ground with a $0.1\mu F$ capacitor.
				NC	(Pins 21, 39) No connect.

## DAC14135 Typical Performance Characteristics (AV<sub>DD</sub>= +5V, DV<sub>DD</sub> = +5V, CV<sub>DD</sub> = +5V, T<sub>A</sub> = 25°C)



 $F_s = 135MSPS$ 

Ampl. = 0dBFS

MALIN MIM

SFDR > 77dBc

5.4 5.5

F<sub>s</sub> = 135MSPS 
$$\begin{split} F_s &= 135 \text{MSPS} \\ F_{out1} &= 10 \text{MHz} \\ F_{out2} &= 10.6 \text{MHz} \\ F_{out3} &= 12.4 \text{MHz} \\ F_{out4} &= 13.0 \text{MHz} \\ \text{Ampl.} &= 0 \text{dBFS} \end{split}$$

13

14

= 65.536MSPS

ACPR Uppe

71.5dB

MAH/W 17774

> 14 16

12

60

 $F_{out} = 5MHz$ 

## DAC14135 Typical Performance Characteristics (AV<sub>DD</sub>= +5V, DV<sub>DD</sub> = +5V, CV<sub>DD</sub> = +5V, T<sub>A</sub> = 25°C)





5000

10000

Code

15000

Code

## **DAC14135 Application Information**

#### **Digital Data Inputs**

The DAC14135's 14-bit binary inputs are CMOS compatible. The input voltage thresholds are approximately half of the digital supply voltage ( $DV_{DD}/2$ ). For a 3.3V  $DV_{DD}$ , the inputs are also compatible with standard TTL levels. Digital data is standard binary coded, D13 is the most significant bit and D0 is the least significant bit. For all 1's at the input,  $I_{OUTT} = I_{fullscale}$ ,  $I_{OUTF} = 0$ . For all 0's at the input,  $I_{OUTT} = 0$ ,  $I_{OUTF} = I_{fullscale}$ .

To prevent or reduce digital data feedthrough, keep digital data lines short and ensure separate digital grounding (DGND). 75 $\Omega$  resistors in series with the digital data input path may be used to reduce overshoot and data feedthrough to the analog outputs. Digital supply (DV<sub>DD</sub>) should be decoupled to DGND using a 0.1µF bypass capacitor.

#### **Driving the Clock Inputs**

The differential clock inputs, Clock T and Clock F, may be driven by a variety of input sources. These pins are internally self-biased at about 1.5V and therefore can be differentially AC coupled. Alternatively, a single clock source on Clock T with Clock F bypassed to CGND using a 0.1µF capacitor, may be used to clock the DAC14135. The clock driver supply voltage (CV<sub>DD</sub>) should be 5V ±5% and should be decoupled to the clock ground (CGND) using a 0.1µF capacitor. For best SFDR performance, use a differential clock input. Minimum input voltage swing  $(1.5V_{pp})$  and slew rate (1.0V/ns)requirements should be met for optimum performance. Low noise and low jitter clocks provide the best SNR performance for the DAC14135. Figure 1 shows one method of driving the clock inputs. A low noise sinusoidal clock source (2-4 V<sub>pp</sub>) may be used to drive the transformer primary.



Figure 1: Method of Driving Clock Inputs

The transformer converts the single ended clock signal to a differential signal. The diodes in the secondary limit the input swing to the DAC14135.

#### Latching the Input Data

Inputs of the DAC14135 include a master-slave flip-flop. Due to internal clock buffer delay, the DAC14135 requires more hold time than setup time. This timing should be observed at the DAC data and clock pins. Refer to the timing diagram and the specifications for proper setup and hold time requirements.

#### Data Scramble (DS) Input Pin

The DAC14135 is equipped with a data scramble input pin (DS) that may be used to troubleshoot possible spurious or harmonic distortion degradation due to digital data feedthrough on the printed circuit board. In the DAC14135, the digital data inputs are logically XORed with the DS input pin as shown in Figure 2.





If the DS pin is at logic low (DGND) the input data is left unchanged and if this pin is at logic high ( $DV_{DD}$ ) the input data is inverted. If the input data is XORed with a random bit stream and if the same random bit stream is used to drive the DS pin, low order harmonics due to data feedthrough on the printed circuit board can be reduced. If this feature is not used, tie DS pin to ground or leave it floating (DS pin has internal active pulldown).

#### Voltage Reference Loop

The DAC14135 has an internal bandgap voltage reference nominally at 1.235V. The output of this bandgap is connected to the REFIO pin. The REFIO pin is a high impedance output and therefore can be easily over-

ridden by an external bandgap reference voltage. The reference ground (REFLO) should always be tied to analog ground. The REFIO pin should be bypassed to REFLO using a  $0.1\mu$ F capacitor. For reduced noise, an external compensation capacitor ( $0.1\mu$ F) should also be used to bypass the internal reference loop from pin REFCOMP to AGND. Figure 3 shows the internal voltage reference loop functional schematic.



Figure 3: Internal Voltage Loop Functional Schematic

A reference current source (Iref) from pin FSADJ to ground may be used to set the full scale output current (Ifs) of the DAC14135. The full scale current is given by,

Alternatively, a resistor (Rset) from FSADJ to AGND may be used to set the full scale output current of the DAC.

Ifs (mA) = 42.67 x REFIO/Rset

The voltage at REFIO is nominally set by the internal bandgap at 1.235V. For a full scale output current of 20mA, the value of Rset is  $2.635 k\Omega$ .

#### Analog Outputs

The differential analog outputs,  $I_{OUTT}$  and  $I_{OUTF}$  are high impedance current source outputs. These outputs, if terminated into 50 $\Omega$  at 20mA full scale current, will generate a differential voltage output at 2V<sub>pp</sub>. The output compliance of each of the current outputs of the DAC14135 is -0.5V to +1.25V. The differential outputs can be converted to a single-ended output using an RF center-tapped transformer or a differential to singleended amplifier. The I<sub>OUTT</sub> and I<sub>OUTF</sub> traces on the printed circuit board should be short and matched with adequate analog grounding nearby. One example of an AC coupled differential to single-ended topology is shown in Figure 4.



#### Figure 4: AC Coupled Differential to Single-ended Topology

#### DAC14135 Grounding Information

In the DAC14135, all the grounds AGND, REFLO, DGND and CGND are shorted together inside the package. The purpose of having separate grounds on the printed circuit board is to prevent digital data currents from returning through the analog or reference grounds, and corrupting the analog outputs. Refer to the evaluation board layout.

#### **General Description**

The DAC14135 Evaluation Board is intended to aid in evaluating the performance of the DAC14135. The board allows the user to exercise the inputs to the DAC and examine the output in either differential or single ended mode. The board comes complete with the DAC14135, a transformer network to convert a single ended clock to a differential clock, a transformer to convert the differential output from  $I_{OUTT}$  and  $I_{OUTF}$  to a single ended output, and an edge connector. This is a 5V part, but if a 3.3V CMOS or TTL digital data interface is required, the digital supply (DV<sub>DD</sub>) should be 3.3V. A 3.3V regulator is provided so that the board can be run off of a single 5V supply. For the best distortion performance at the maximum clock frequency, D<sub>VDD</sub> should be set to 5V.

#### Setup and Configuration

There are two terminal blocks on the DAC14135 evaluation board, one in the upper left corner next to the AMP connectors, and one in the upper right corner. The upper right corner has the analog power supply connector, marked  $+A_{VDD}$ . The connector in the upper left is for the digital power supply and is marked  $+D_{VDD}$ . There is also a jumper next to the  $+D_{VDD}$  terminal block marked  $D_{VDD}$  with one end marked DIRECT and the other end marked +3.3V REG.

There are three ways to power the evaluation board. The default method of use is to connect the 5V power supply to both the  $+A_{VDD}$  terminal block and the  $+D_{VDD}$  terminal block and connect the jumper between the DIRECT pin (pin 1) and the middle pin (pin 2).

If a 3.3V CMOS or TTL digital data interface is required, connect the jumper between the +3.3V REG pin (pin 3) and the middle pin (pin 2). This enables the 3.3V regulator on the back side of the board. The output of the regulator is filtered and powers the digital portion of the DAC.

To use the board in the dual supply mode, connect a 5V supply to the  $+A_{VDD}$  terminal block, connect a 3.3V supply to the  $+D_{VDD}$  terminal block and connect the jumper between the DIRECT pin (pin 1) and the middle pin (pin 2). This bypasses the on-board voltage regulator, although the regulator still draws power.

#### Getting Data to the Evaluation Board

The DAC14135 evaluation board is shipped with the edge connectors J1 and J2 being the default data input interface. J1 and J2 are AMP 536511-1 and 536511-3 edge connectors respectively. Data should be at the same voltage level as  $D_{VDD}$ . Figure 5 below, is an edge-on view of J2. Pins 24D-11D are the data lines with 24D being the MSB. The ground pins are 23C, 23A, 21C, 19C, 17C, 17A, 15C, 13C, 11C, 11A, 9C, 7C, 6A, 5C, 3C, and 1C. All ground pins are tied together on-board. Also, pin 10D should be at logic LOW (0V) if the data scramble feature on the DAC14135 is not used.

#### Driving the Clock Input

The evaluation board has an on-board transformer, T2, that converts a single ended clock to a differential clock to drive the DAC14135. For best results drive the CLOCK SMA connector with a low jitter  $50\Omega$  source. If a sinusoidal source is used, its peak-to-peak amplitude should be at least 2.5V to meet the minimum clock input slew rate requirement. Back-to-back diodes at the secondary of the transformer T2 limit the voltage swing at the DAC14135 Clock T and Clock F input pins.

#### Measuring the Analog Outputs

The evaluation board is shipped with transformer T1 installed to convert the differential output to a single ended output. However, the  $0\Omega$  resistors R38 and R39 are not installed. To take single ended measurements, install R38 and R39 and attach your instrument to the SMA connector marked 'SINGLE'. For differential output measurements, remove R38 and R39 if they are installed. Note that both outputs,  $I_{OUTT}$  and  $I_{OUTF}$ , are terminated with 50 $\Omega$ .

24D	23D	22D	21D	20D	19D	18D	17D	16D	15D	14D	13D	12D	11D	10D	9D	8D	7D	6D	5D	4D	3D	2D	1D
24C	23C	22C	21C	20C	19C	18C	17C	16C	15C	14C	13C	12C	11C	10C	9C	8C	7C	6C	5C	4C	3C	2C	1C
24B	23B	22B	21B	20B	19B	18B	17B	16B	15B	14B	13B	12B	11B	10B	9B	8B	7B	6B	5B	4B	3B	2B	1B
24A	23A	22A	21A	20A	19A	18A	17A	16A	15A	14A	13A	12A	11A	10A	9A	8A	7A	6A	5A	4A	ЗA	2A	1A

Figure 5: Pinout for J2 (Amp 536511-3)

## **DAC14135 Evaluation Board Schematic**



## **DAC14135 Evaluation Board Layout**



DAC14135PCASM Layer 1



DAC14135PCASM Layer 3



DAC14135PCASM Layer 2



DAC14135PCASM Layer 4

#### 4-bit, 135MSPS D/A Converter **DAC14135 Physical Dimensions** Symbol Min Max Notes \_ 1.10 А 0.05 A1 0.15 A2 0.80 1.05 SECTION A-A 0.27 b 0.17 0.23 b1 0.17 0.09 0.20 С 0.09 0.16 c1 D 12.40 12.60 2 Е 8.1 BSC DETAIL A INDEX MARK E1 6.00 6.20 2 SEE DETAIL 'A' 0.50 BSC е L 0.50 0.75 A2 L1 1.00 REF

#### Notes:

1. All dimensions are in millimeters.

R1

2. Dimensions D and E1 do not include mold protrusion. Allowable protrusion is 0.20mm per side.

0.127

#### **Customer Design Applications Support**

National Semiconductor is committed to design excellence. For sales, literature and technical support, call the National Semiconductor Customer Response Group at **1-800-272-9959** or fax **1-800-737-7018**.

#### Life Support Policy

C14135

National's products are not authorized for use as critical components in life support devices or systems without the express written approval of the president of National Semiconductor Corporation. As used herein:

- Life support devices or systems are devices or systems which, a) are intended for surgical implant into the body, or b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe Fax: (+49) 0-180-530 85 86 E-mail: europe.support.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Francais Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 2501 Miramar Tower 1-23 Kimberley Road Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Audio	www.ti.com/audio	Communications and Telecom	www.ti.com/communications
Amplifiers	amplifier.ti.com	Computers and Peripherals	www.ti.com/computers
Data Converters	dataconverter.ti.com	Consumer Electronics	www.ti.com/consumer-apps
DLP® Products	www.dlp.com	Energy and Lighting	www.ti.com/energy
DSP	dsp.ti.com	Industrial	www.ti.com/industrial
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Security	www.ti.com/security
Logic	logic.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Power Mgmt	power.ti.com	Transportation and Automotive	www.ti.com/automotive
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap		
Wireless Connectivity	www.ti.com/wirelessconnectivity		

**TI E2E Community Home Page** 

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2011, Texas Instruments Incorporated