

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

Revised August 2001

August 2001

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

FAIRCHILD

SEMICONDUCTOR

FIN1531 5V LVDS 4-Bit High Speed Differential Driver

General Description

This quad driver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver translates 5V TTL/CMOS signal levels to LVDS levels with a typical differential output swing of 350 mV which provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1531 can be paired with its companion receiver, the FIN1532, or with any other Fairchild LVDS receiver.

Features

- Greater than 400Mbs data rate
- 5V power supply operation
- 400ps max differential pulse skew
- 2.0ns maximum propagation delay
- Low power dissipation
- Power-Off protection
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Pin compatible with equivalent RS-422 and PECL devices
- 16-Lead SOIC and TSSOP packages save space


Ordering Code:

| Order Number | Package Number | Package Description |
|------------------------|---------------------------|--|
| FIN1531M | M16A | 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow |
| FIN1531MTC | MTC16 | 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |
| Devices also available | in Tape and Reel. Specify | by appending the suffix letter "X" to the ordering code. |

Function Table

| Input | | | Out | puts |
|----------------------------------|----|-----------------------------|-------------------|-------------------|
| EN | EN | D _{IN} | D _{OUT+} | D _{OUT-} |
| Н | Х | Н | Н | L |
| Н | Х | L | L | Н |
| Н | Х | OPEN | L | Н |
| Х | L | Н | Н | L |
| Х | L | L | L | Н |
| Х | L | OPEN | L | Н |
| L | Н | Х | Z | Z |
| H = HIGH Logie X = Don't Care | | L = LOW Log Z = High Imp | | |





X = Don't Care

Pin Descriptions

| Pin Name | Description |
|---|-----------------------------|
| D _{IN1} , D _{IN2} , D _{IN3} , D _{IN4} | 5V TTL/CMOS Data Input |
| D _{OUT1+} , D _{OUT2} +, D _{OUT3+} , D _{OUT4+} | Non-inverting LVDS Output |
| D _{OUT1-} , D _{OUT2-} , D _{OUT3-} , D _{OUT4-} | Inverting LVDS Output |
| EN | Driver Enable Pin |
| EN | Inverting Driver Enable Pin |
| V _{CC} | Power Supply |
| GND | Ground |

Absolute Maximum Ratings(Note 1)

| Supply Voltage (V _{CC}) | -0.5V to +6V |
|---|-----------------------------------|
| DC Input Voltage (VIN) | -0.5V to +6V |
| DC Output Voltage (V _{OUT}) | -0.5V to +6V |
| Driver Short Circuit Current (IOSD) | Continuous |
| Storage Temperature Range (T _{STG}) | $-65^{\circ}C$ to $+150^{\circ}C$ |
| Max Junction Temperature (T _J) | 150°C |
| Lead Temperature (T _L) | |
| (Soldering, 10 seconds) | 260°C |
| ESD (Human Body Model) | ≥ 8000V |
| ESD (Machine Model) | ≥ 400V |
| | |

Recommended Operating Conditions

| Supply Voltage (V _{CC}) | 4.5V to 5.5V |
|---|----------------------------------|
| Input Voltage (V _{IN}) | 0 to V _{CC} |
| Operating Temperature (T _A) | $-40^{\circ}C$ to $+85^{\circ}C$ |

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

DC Electrical Characteristics

Over supply voltage and operating temperature ranges, unless otherwise specified

| Symbol | Parameter | Test Conditions | Min | Typ (Note 2) | Max | Units |
|---------------------|---|---|-------|-----------------|-----------------|-------|
| V _{OD} | Output Differential Voltage | | 250 | 350 | 450 | mV |
| ΔV_{OD} | V _{OD} Magnitude Change from Differential LOW-to-HIGH | RL = 100Ω, driver enabled, See Figure 1 | | | 25 | mV |
| V _{OS} | Offset Voltage | = | 1.125 | 1.25 | 1.375 | V |
| ΔV _{OS} | Offset Magnitude Change from Differential LOW-to-HIGH | | | | 25 | mV |
| IOFF | Power Off Output Current | $V_{CC} = 0V, V_{OUT} = 5.5V$ | | | 50 | μA |
| I _{OS} Sh | Short Circuit Output Current | V _{OUT} = 0V, Driver Enabled | | | -6 | mA |
| | | V _{OD} = 0V, Driver Enabled | | | ±6 | |
| VIH | Input HIGH Voltage | | 2.0 | | V _{CC} | V |
| VIL | Input LOW Voltage | | GND | | 0.8 | V |
| I _{IN} | Input Current | $V_{IN} = 0V \text{ or } V_{CC}$ | | | ±20 | μΑ |
| I _{I(OFF)} | Power-OFF Input Current | $V_{CC} = 0V, V_{IN} = 5.5V$ | | | 50 | μΑ |
| I _{OZ} | Disabled Output Leakage Current | EN = 0.8V, EN = 2.0V, V _{OUT} = 0V or 7V | | | ±20 | μΑ |
| V _{IK} | Input Clamp Voltage | I _{IK} = -18 mA | -1.5 | -0.8 | | V |
| I _{CC} Pow | Power Supply Current | No Load, $V_{IN} = 0V$ or V_{CC} , Driver Enabled | | 3.3 | 6 | |
| | | $R_L = 100\Omega$, Driver Disabled | | 3.4 | 6 | mA |
| | | R_L = 100Ω, V_{IN} = 0V or $V_{CC},$ Driver Enabled | | 18 | 26 | |
| C _{IN} | Input Capacitance | | | 7 | | pF |
| COUT | Output Capacitance | | | 4.5 | | pF |

Note 2: All typical values are at T_A = 25°C and with V_{CC} = 5.0V.

| Symbol | Parameter | Test Conditions | Min | Typ (Note 3) | Max | Units |
|--|---|---|-----|-----------------|-----|-------|
| t _{PLHD} | Differential Propagation Delay LOW-to-HIGH | | 0.5 | 1.4 | 2.0 | ns |
| t _{PHLD} | Differential Propagation Delay HIGH-to-LOW | R_L = 100 Ω, C_L = 10 pF, | 0.5 | 1.4 | 2.0 | ns |
| t _{TLHD} | Differential Output Rise Time (20% to 80%) | See Figure 2 and Figure 3 (Note 7) | 0.6 | 0.8 | 1.2 | ns |
| t _{THLD} | Differential Output Fall Time (80% to 20%) | 1 | 0.6 | 0.8 | 1.2 | ns |
| t _{SK(P)} | Pulse Skew t _{PLH} - t _{PHL} | 1 | | | 0.4 | ns |
| t _{SK(LH)} , t _{SK(HL)} | Channel-to-Channel Skew (Note 4) | | | | 0.3 | ns |
| t _{SK(PP)} | Part-to-Part Skew (Note 5) | 1 | | 1 1 | 1.0 | ns |
| f _{MAX} | Maximum Frequency(Note 6) | Ī | 200 | 250 | | ns |
| t _{ZHD} | LVTTL Output Enable Time from Z to HIGH | $R_L = 100\Omega$, $C_L = 10 \text{ pF}$, | | | 5.0 | ns |
| t _{ZLD} | LVTTL Output Enable Time from Z to LOW | See Figure 4 and Figure 5 (Note 7) | | 1 | 5.0 | ns |
| t _{HZD} | LVTTL Output Disable Time from HIGH to Z | Ī | | | 5.0 | ns |
| t _{LZD} | LVTTL Output Disable Time from LOW to Z | 1 F | | 1 | 5.0 | ns |

Note 3: All typical values are at T_A = 25°C and with V_{CC} = 5V.


Note 4: $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.


Note 5: $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits. Note 6: f_{MAX} Criteria: Input $t_R = t_F < 1$ ns, 0V to 3V, 50% Duty Cycle; Output $V_{OD} > 250$ mV, 45% to 55% Duty Cycle; all output channels switching in phase.

Note 7: Test Circuits in Figure 2 and Figure 4 are simplified representations of test fixture and DUT loading.


FIN1531

FIN1531





www.fairchildsemi.com



www.fairchildsemi.com