

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

Mobile KBC with Super I/O, SFI, ADC and DAC with SMSC SentinelAlert![™]

PRODUCT FEATURES

Data Brief

- 3.3V Operation with 5V Tolerant Buffers
- ACPI 1.0b/2.0 and PC99a/PC2001 Compliant
- LPC Interface with Clock Run Support
 - Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems
 - 15 Direct IRQs
 - Three 8-Bit DMA Channels
 - ACPI SCI Interface
 - nSMI
 - Shadowed write only registers
- LPC/Firmware Hub Host Flash Interface
 - Single Byte FWH Memory Read and FWH Memory Write Support
 - FWH ID Support
 - 16MB FWH Flash and Register Addressing, 128K Legacy BIOS Addressing
 - Single Byte LPC Memory Read and LPC Memory Write Support
- Serial Peripheral Interface (SPI)
 - 3-pin Full Duplex serial communication interface.
 - Dual Ported Controller with Keeper Circuit
- 8 MByte Shared FlashROM Interface (SFI)
 - 8051/Host CPU Hardware Arbitrated Interface
 - 0.5 - 8MB - Host System BIOS & 8051 Keyboard
 - 8051 64KB Code Space Accessible as Separate 32KB Pages in Flash
 - Low-Power Flash Access Modes
 - 8051-Programmable Flash Access Protection
 - Read/Write/No-Access Protection
 - Variable Bank Sizes
- Host Flash Address Redirection for Recovery
- Serial Flash Programming Interface
- Two Power Planes
 - Low Standby Current in Sleep Mode
 - Intelligent Auto Power Management for Super I/O
 - Main powered blocks power supplied by standby power plane and controlled by power management signals
- 3-Port ACPI Embedded Controller Interface
- Configuration Register Set
 - Compatible with ISA Plug-and-Play Standard (Version 1.0a)
 - Four Pin Selectable Addressing Options
 - 8051-Programmable Base Address
- High-Performance Embedded 8051 Keyboard and System Controller
 - Provides System Power Management
 - System Watch Dog Timer (WDT)
 - 8042 Style Host Interface Relocatable to 480 Different Base I/O Addresses
 - Supports Interrupt and Polling Access
 - Interrupt Accelerator
 - 512 Bytes Data RAM
 - 2 Kilobytes Scratch ROM/RAM
 - On-Chip Memory-Mapped Control Registers
 - Up to 18x8 Keyboard Scan Matrix
 - Two 16 Bit Timer/Counters
 - Eleven 8051 Interrupt Sources
 - Thirty-Two 8-Bit, Host/8051 Mailbox Registers
 - Thirty-six Maskable Hardware Wake-Up Events
 - Fast GATEA20
 - Fast CPU_RESET
 - Multiple Clock Sources and Operating Frequencies up to 32MHz
 - IDLE and SLEEP Modes
 - Low Power Fail-Safe Ring Oscillator ±10% Accuracy
 - Hibernation Timer with programmable wake-up from 0.5ms to 128 minutes
 - 8051-Driven 16550A UART
 - 16-Byte Send/Receive FIFOs
 - External Baud Clock Option
 - Power-Fail Status Register
- Advanced Infrared Communications Controller (IRCC 2.0)
 - IrDA V1.2 (4Mbps), HPSIR, ASKIR, Consumer IR Support
 - Two IR Ports
 - Relocatable Base I/O Address

- Consumer Infrared Communications Controller (CIRCC2.0)
 - 96 Base I/O Address, 15 IRQ Options and 3 DMA Options
 - CIR supports NEC and RC5 framing
 - CIR supports RC6 framing under Philips license (p/n KBC1122P only)
 - 8051 access to RC6, RC5, and NEC received data
 - 8051/Host wakeup from specific RC5 and NEC received data
- Battery Backed Resources
 - 32KHz clock generator
 - 1 Week Wakeup timer
- Two 8584-Style SMBus Controllers
 - 8051 Host Interface Logic Allows Master or Slave Operation
 - Controllers are Fully Operational on Standby Power
 - One Controller with one Port
- Three independent Hardware Driven PS/2 Ports
 - Fully functional on Main and/or Suspend Power
 - PS/2 edge Wake Capable
 - Wake on specific mouse protocol
 - Wake on specific keyboard protocol
- 92 General Purpose I/O Pins
- Four Programmable Pulse-Width Modulator Outputs
 - Multiple clock Sources and Independent Clock Rates
 - 8 Bit Duty Cycle Granularity
- Three Fan Tachometer Inputs
- Four Programmable 16-bit Counter/Timers
- Serial Port
 - Host-Driven High-Speed 16C550A-Compatible UART with 16-Byte Send/Receive FIFOs
 - Programmable Baud Rate Generator
 - Modem Control Circuitry
 - Relocatable to 480 Different Base I/O Addresses
 - 15 IRQ Options
- Direct Battery Management with SMSC SentinelAlert!
 - Analog to Digital Converter with
 - 8 channels, 8b/10b conversion
 - 20ms conversion time for 8 channels
 - Digital to Analog Converter with SMSC SentinelAlert!
 - 3 channels, 8b conversion
 - 1.5ms conversion time for 3 channels
 - 2-GPIO's with SMSC SentinelAlert!
 - 2-Single pin SMSC BudgetBus Sensor Interface Ports
 - HW_PROTECT# output thermal event indication
- MCU Serial Debug Port
- Integrated Standby Power Reset Generator
- 156 Pin DQFN Lead-Free RoHS Compliant Package



ORDER NUMBERS:

KBC1122-AJZS FOR 156 PIN, DQFN LEAD-FREE ROHS COMPLIANT PACKAGE; KBC1122P-AJZS FOR 156 PIN, DQFN LEAD-FREE ROHS COMPLIANT



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2007 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smsc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

General Description

The KBC1122 is an integrated Keyboard/System Management Controller which incorporates a high-performance 8051 Micro-Controller, an LPC Bus Interface which provides a Firmware Hub Interface and integrated Super I/O/LPC Resources. The KBC1122 is powered by two separate supply planes (VCC1, VCC0) to provide “instant on” and sophisticated system power management functions. The KBC1122 power control circuitry supports multiple low power-down modes.

The KBC1122 incorporates a Direct Battery Management (DBM) with SMSC SentinelAlert! accessible by the 8051. Together with external remote temperature sensor(s) can provide complete Analog Monitoring & Control System. The KBC1122 DBM includes an 8 channel ADC, a 3 channel DAC with SMSC SentinelAlert! and up to 2 SMSC SentinelAlert! GPIO's, two channel one-pin Temperature Sensor Communication Links, and a hardware protect output that requires no programming or 8051 intervention to operate.

The KBC1122 incorporates a Standby Power Reset Generator (RESGEN) which monitors the VCC1 power input and generates the internal VCC1 power on reset for the KBC1122. The KBC1122 also outputs VCC1RST# which can be used to reset the Flash memory on the Shared Flash Interface (SFI).

Package Outline




Figure 1 156 Pin DQFN Package Outline