## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

# Quad HOTLink II $^{\text {TM }}$ Transmitter 

## Features

- Quad transmitter for 195 to 1500 MBaud serial signaling rate
- Aggregate throughput of 6 GBits/second
- Second-generation HOTLink ${ }^{\circledR}$ technology
- Compliant to multiple standards
- ESCON, DVB-ASI, Fibre Channel and Gigabit Ethernet (IEEE802.3z)
- 8B/10B encoded or 10-bit unencoded data
- Selectable parity check
- Selectable input clocking options
- Synchronous LVTTL parallel interface
- Optional Phase Align Buffer in Transmit Path
- Internal phase-locked loop (PLL) with no external PLL components
- Dual differential PECL-compatible serial outputs per channel
- Source matched for $50 \Omega$ transmission lines
- No external bias resistors required
- Signaling-rate controlled edge-rates
- Compatible with
- fiber-optic modules
- copper cables
- circuit board traces
- JTAG boundary scan
- Built-In Self-Test (BIST) for at-speed link testing
- Low power 1.9W @ 3.3V typical
- Single 3.3V supply
- 256-ball thermally enhanced BGA
- Pb free package option available
- $0.25 \mu$ BiCMOS technology


## Functional Description

The CYP15G0401TB Quad HOTLink II $^{\text {TM }}$ Transmitter is a point-to-point or point-to-multipoint communications building block allowing the transfer of data over high-speed serial links (optical fiber, balanced, and unbalanced copper transmission lines) at signaling speeds ranging from 195-to-1500 MBaud per serial link.

Each transmitter accepts parallel characters in an Input Register, encodes each character for transport, and converts it to serial data. Figure 1 illustrates typical connections between independent host systems and corresponding CYP15G0401TB and CYP15G0401RB parts.
As a second-generation HOTLink device, the CYP15G0401TB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data, command, and BIST) with other HOTLink devices. The transmitters (TX) of the CYP15G0401TB Quad HOTLink II consist of four byte-wide channels. Each channel can accept either eight-bit data characters or pre-encoded 10-bit transmission characters. Data characters are passed from the Transmit Input Register to an embedded 8B/10B Encoder to improve their serial transmission characteristics. These encoded characters are then serialized and output from dual Positive ECL (PECL)-compatible differential trans-mission-line drivers at a bit-rate of either 10- or 20 -times the input reference clock. The integrated $8 \mathrm{~B} / 10 \mathrm{~B}$ Encoder may be bypassed for systems that present externally encoded or scrambled data at the parallel interface.


Figure 1. HOTLink II System Connections

The parallel input interface may be configured for numerous forms of clocking to provide the highest flexibility in system architecture.
Each transmitter contains an independent BIST pattern generator. This BIST hardware allows at-speed testing of the high-speed serial data paths in each transmit section, and across the interconnecting links.

HOTLink II devices are ideal for a variety of applications where parallel interfaces can be replaced with high-speed, point-to-point serial links. Some applications include interconnecting backplanes on switches, routers, servers and video transmission systems.

CYP15G0401TB Transmitter Logic Block Diagram



## Pin Configuration (Top View) ${ }^{[1]}$

|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | N/C | OUT C1- | N/C | OUT C2- | $\mathrm{V}_{\mathrm{cc}}$ | N/C | OUT | GND | GND | OUT | GND | OUT A1- | GND | N/C | OUT | $\mathrm{V}_{\mathrm{CC}}$ | N/C | OUT B1- | N/C | OUT B2- |
| B | $\mathrm{v}_{\mathrm{cc}}$ | OUT C1+ | $\mathrm{v}_{\mathrm{cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { C2+ } \end{aligned}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { D1+ } \end{aligned}$ | GND | N/C | $\begin{aligned} & \text { OUT } \\ & \text { D2+ } \end{aligned}$ | N/C | OUT | GND | GND | $\begin{aligned} & \text { OUT } \\ & \text { A2+ } \end{aligned}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | OUT B1+ | GND | OUT |
| C | TDI | TMS | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \text { PAR } \\ & \text { CTL } \end{aligned}$ | N/C | GND | BOE[7] | BOE[5] | BOE[3] | BOE[1] | GND | $\begin{gathered} \text { TX } \\ \text { MODE } \\ {[0]} \end{gathered}$ | GND | $\mathrm{V}_{\mathrm{CC}}$ | $\begin{gathered} \text { TX } \\ \text { RATE } \end{gathered}$ | GND | GND | TDO |
| D | TCLK | TRSTZ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\begin{aligned} & \text { SPD } \\ & \text { SEL } \end{aligned}$ | GND | BOE[6] | BOE[4] | BOE[2] | BOE[0] | GND | $\begin{gathered} \text { TX } \\ \text { MODE } \end{gathered}$ [1] | GND | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{CC}}$ | GND | N/C | N/C |
| E | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ |
| F | $\underset{\mathrm{C}}{\text { TXPER }}$ | $\underset{\mathrm{C}}{\mathrm{TXOP}}$ | $\underset{[0]}{\operatorname{TXDC}}$ | N/C |  |  |  |  |  |  |  |  |  |  |  |  | BISTLE | N/C | N/C | N/C |
| G | $\underset{[7]}{\operatorname{TXDC}}$ | $\underset{\text { SEL }}{\text { TXCK }}$ | $\underset{[4]}{\operatorname{TXDC}}$ | $\underset{[1]}{\operatorname{TXDC}}$ |  |  |  |  |  |  |  |  |  |  |  |  | GND | OELE | N/C | N/C |
| H | GND | GND | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | GND | GND |
| J | $\underset{[1]}{\mathrm{TXCTC}}$ | $\begin{gathered} \text { TXDC } \\ {[5]} \end{gathered}$ | $\underset{[2]}{\operatorname{TXDC}}$ | $\underset{[3]}{\text { TXDC }}$ |  |  |  |  |  |  |  |  |  |  |  |  | N/C | N/C | N/C | N/C |
| K | N/C | N/C | $\underset{[0]}{\mathrm{TXCTC}}$ | N/C |  |  |  |  |  |  |  |  |  |  |  |  | N/C | N/C | N/C | N/C |
| L | N/C | N/C | $\underset{\mathrm{C}}{\mathrm{TXCLK}}$ | $\underset{[6]}{\operatorname{TXDC}}$ |  |  |  |  |  |  |  |  |  |  |  |  | N/C | N/C | N/C | $\begin{gathered} \text { TXDB } \\ {[6]} \end{gathered}$ |
| M | N/C | N/C | N/C | N/C |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{[1]}{\mathrm{TXCTB}}$ | $\begin{gathered} \text { TXCTB } \\ {[0]} \end{gathered}$ | $\underset{[7]}{\text { TXDB }}$ | $\underset{\mathrm{B}}{\mathrm{TXCLK}}$ |
| N | GND | GND | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | GND | GND |
| P | N/C | N/C | N/C | N/C |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { TXDB } \\ {[5]} \end{gathered}$ | $\underset{[4]}{\text { TXDB }}$ | $\underset{[3]}{\operatorname{TXDB}}$ | $\begin{gathered} \text { TXDB } \\ {[2]} \end{gathered}$ |
| R | N/C | N/C | $\underset{\mathrm{D}}{\mathrm{TXPER}}$ | $\underset{\mathrm{D}}{\mathrm{TXOP}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{[1]}{\operatorname{TXDB}}$ | $\begin{gathered} \text { TXDB } \\ {[0]} \end{gathered}$ | $\underset{\mathrm{B}}{\mathrm{TXOP}}$ | $\underset{\mathrm{B}}{\mathrm{TXPER}}$ |
| T | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ |
| U | $\begin{gathered} \text { TXDD } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { TXDD } \\ {[1]} \end{gathered}$ | $\begin{array}{\|c} \text { TXDD } \\ {[2]} \end{array}$ | $\underset{[1]}{\mathrm{TXCTD}}$ | $\mathrm{V}_{\mathrm{cc}}$ | N/C | N/C | GND | N/C | N/C | $\begin{aligned} & \text { REF } \\ & \text { CLK } \end{aligned}$ | $\underset{[1]}{\operatorname{TXDA}}$ | GND | $\underset{[4]}{\operatorname{TXDA}}$ | $\begin{gathered} \text { TXCTA } \\ {[0]} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ | N/C | N/C | N/C | N/C |
| V | $\underset{[3]}{\text { TXDD }}$ | $\underset{[4]}{\text { TXDD }}$ | $\underset{[0]}{\operatorname{TXCTD}}$ | N/C | $\mathrm{V}_{\mathrm{cc}}$ | N/C | N/C | GND | N/C | N/C | $\begin{aligned} & \text { REF } \\ & \text { CLK+ } \end{aligned}$ | N/C | GND | $\begin{gathered} \text { TXDA } \\ {[3]} \end{gathered}$ | $\underset{[7]}{\text { TXDA }}$ | $\mathrm{V}_{\mathrm{CC}}$ | N/C | N/C | N/C | N/C |
| W | $\underset{[5]}{\text { TXDD }}$ | $\begin{gathered} \text { TXDD } \\ {[7]} \end{gathered}$ | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | N/C | N/C | GND | $\begin{gathered} \text { TXCLK } \\ \text { O- } \end{gathered}$ | TXRST | TXOPA | SCSEL | GND | $\begin{gathered} \text { TXDA } \\ {[2]} \end{gathered}$ | $\begin{gathered} \text { TXDA } \\ {[6]} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ | N/C | N/C | N/C | N/C |
| Y | $\underset{[6]}{\operatorname{TXDD}}$ | $\underset{\mathrm{D}}{\mathrm{TXCLK}}$ | N/C | N/C | $\mathrm{v}_{\mathrm{cc}}$ | N/C | N/C | GND | $\underset{\mathrm{O}}{\mathrm{TXCLK}}$ | N/C | $\underset{\mathrm{A}}{\mathrm{TXCLK}}$ | $\underset{A}{\text { TXPER }}$ | GND | $\begin{gathered} \text { TXDA } \\ {[0]} \end{gathered}$ | $\begin{gathered} \text { TXDA } \\ {[5]} \end{gathered}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\underset{[1]}{\operatorname{TXCTA}}$ | N/C | N/C | N/C |

## Note:

1. N/C = Do Not Connect

Pin Configuration (Bottom View) ${ }^{[1]}$

| 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OUT } \\ & \text { B2- } \end{aligned}$ | N/C | OUT | N/C | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { A2- } \end{aligned}$ | N/C | GND | $\begin{aligned} & \text { OUT } \\ & \text { A1- } \end{aligned}$ | GND | $\begin{aligned} & \text { OUT } \\ & \text { D2- } \end{aligned}$ | GND | GND | $\begin{aligned} & \text { OUT } \\ & \text { D1- } \end{aligned}$ | N/C | $\mathrm{V}_{\mathrm{Cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { C2- } \end{aligned}$ | N/C | $\begin{aligned} & \text { OUT } \\ & \text { C1- } \end{aligned}$ | N/C | A |
| $\begin{aligned} & \text { OUT } \\ & \text { B2+ } \end{aligned}$ | GND | OUT | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { A2+ } \end{aligned}$ | GND | GND | $\begin{aligned} & \text { OUT } \\ & \text { A1+ } \end{aligned}$ | N/C | $\begin{aligned} & \text { OUT } \\ & \text { D2+ } \end{aligned}$ | N/C | GND | $\begin{aligned} & \text { OUT } \\ & \text { D1+ } \end{aligned}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { C2+ } \end{aligned}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\begin{aligned} & \text { OUT } \\ & \text { C1+ } \end{aligned}$ | $\mathrm{v}_{\mathrm{cc}}$ | B |
| TDO | GND | GND | $\begin{gathered} \text { TX } \\ \text { RATE } \end{gathered}$ | $\mathrm{v}_{\mathrm{Cc}}$ | GND | $\begin{gathered} \text { TX } \\ \text { MODE } \end{gathered}$ [0] | GND | BOE[1] | BOE[3] | BOE[5] | BOE[7] | GND | N/C | $\begin{aligned} & \text { PAR } \\ & \text { CTL } \end{aligned}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | TMS | TDI | C |
| N/C | N/C | GND | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | GND | TX MODE [1] | GND | BOE[0] | BOE[2] | BOE[4] | BOE[6] | GND | $\begin{aligned} & \text { SPD } \\ & \text { SEL } \end{aligned}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{CC}}$ | $\overline{\text { TRSTZ }}$ | TCLK | D |
| $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{v}_{\mathrm{CC}}$ | $\mathrm{v}_{\mathrm{Cc}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | E |
| N/C | N/C | N/C | BISTLE |  |  |  |  |  |  |  |  |  |  |  |  | N/C | $\begin{gathered} \text { TXDC } \\ {[0]} \end{gathered}$ | $\begin{array}{\|c} \text { TXOP } \\ \text { C } \end{array}$ | $\underset{\mathrm{C}}{\mathrm{TXPER}}$ | F |
| N/C | N/C | OELE | GND |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{[1]}{\operatorname{TXDC}}$ | TXDC [4] | $\begin{aligned} & \text { TXCK } \\ & \text { SEL } \end{aligned}$ | $\underset{[7]}{\operatorname{TXDC}}$ | G |
| GND | GND | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | GND | GND | H |
| N/C | N/C | N/C | N/C |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{[3]}{\text { TXDC }}$ | $\underset{[2]}{\text { TXDC }}$ | $\begin{gathered} \text { TXDC } \\ {[5]} \end{gathered}$ | $\underset{[1]}{\text { TXCTC }}$ | J |
| N/C | N/C | N/C | N/C |  |  |  |  |  |  |  |  |  |  |  |  | N/C | $\left\lvert\, \begin{array}{\|c\|} \hline \text { TXCTC } \\ {[0]} \end{array}\right.$ | N/C | N/C | K |
| $\underset{[6]}{\operatorname{TXDB}}$ | N/C | N/C | N/C |  |  |  |  |  |  |  |  |  |  |  |  | $\begin{gathered} \mathrm{TXDC} \\ {[6]} \end{gathered}$ | $\underset{\mathrm{C}}{\mathrm{TXCLK}}$ | N/C | N/C | L |
| $\underset{B}{\text { TXCLK }}$ | $\begin{gathered} \text { TXDB } \\ {[7]} \end{gathered}$ | $\begin{gathered} \text { TXCTB } \\ {[0]} \end{gathered}$ | $\underset{[1]}{\mathrm{TXCTB}}$ |  |  |  |  |  |  |  |  |  |  |  |  | N/C | N/C | N/C | N/C | M |
| GND | GND | GND | GND |  |  |  |  |  |  |  |  |  |  |  |  | GND | GND | GND | GND | N |
| $\underset{[2]}{\operatorname{TXDB}}$ | $\begin{gathered} \text { TXDB } \\ {[3]} \end{gathered}$ | $\begin{gathered} \text { TXDB } \\ {[4]} \end{gathered}$ | $\begin{gathered} \text { TXDB } \\ {[5]} \end{gathered}$ |  |  |  |  |  |  |  |  |  |  |  |  | N/C | N/C | N/C | N/C | P |
| $\underset{\mathrm{B}}{\mathrm{TXPER}}$ | $\underset{\mathrm{B}}{\mathrm{TXOP}}$ | $\begin{gathered} \text { TXDB } \\ {[0]} \end{gathered}$ | $\underset{[1]}{\operatorname{TXDB}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\underset{\mathrm{D}}{\mathrm{TXOP}}$ | $\underset{\mathrm{D}}{\mathrm{TXPER}}$ | N/C | N/C | R |
| $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ |  |  |  |  |  |  |  |  |  |  |  |  | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\mathrm{v}_{\mathrm{cc}}$ | T |
| N/C | N/C | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | $\underset{[0]}{\operatorname{TXCTA}}$ | $\underset{[4]}{\operatorname{TXDA}}$ | GND | $\underset{[1]}{\operatorname{TXDA}}$ | $\begin{aligned} & \text { REF } \\ & \text { CLK } \end{aligned}$ | N/C | N/C | GND | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | $\underset{[1]}{\mathrm{TXCTD}}$ | $\underset{[2]}{\operatorname{TXDD}}$ | $\begin{array}{\|c} \text { TXDD } \\ \hline[1] \end{array}$ | $\begin{gathered} \text { TXDD } \\ {[0]} \end{gathered}$ | U |
| N/C | N/C | N/C | N/C | $\mathrm{V}_{\mathrm{Cc}}$ | $\underset{[7]}{\operatorname{TXDA}}$ | $\underset{[3]}{\text { TXDA }}$ | GND | N/C | $\begin{aligned} & \text { REF } \\ & \text { CLK } \end{aligned}$ | N/C | N/C | GND | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | N/C | $\underset{[0]}{\operatorname{TXCTD}}$ | $\begin{gathered} \text { TXDD } \\ {[4]} \end{gathered}$ | $\underset{[3]}{\operatorname{TXDD}}$ | V |
| N/C | N/C | N/C | N/C | $\mathrm{V}_{\mathrm{Cc}}$ | $\underset{[6]}{\operatorname{TXDA}}$ | $\underset{[2]}{\operatorname{TXDA}}$ | GND | SCSEL | $\underset{\mathrm{A}}{\text { TXOP }}$ | $\overline{\text { TXRST }}$ | $\begin{gathered} \text { TXCLK } \\ \text { O-K } \end{gathered}$ | GND | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | N/C | N/C | $\underset{[7]}{\text { TXDD }}$ | $\underset{[5]}{\text { TXDD }}$ | W |
| N/C | N/C | N/C | $\underset{[1]}{\operatorname{TXCTA}}$ | $\mathrm{v}_{\mathrm{cc}}$ | $\begin{gathered} \text { TXDA } \\ {[5]} \end{gathered}$ | $\begin{gathered} \text { TXDA } \\ {[0]} \end{gathered}$ | GND | $\underset{A}{\text { TXPER }}$ | $\underset{A}{\text { TXCLK }}$ | N/C | $\underset{\mathrm{O}}{\mathrm{TXCLK}}$ | GND | N/C | N/C | $\mathrm{V}_{\mathrm{cc}}$ | N/C | N/C | $\underset{\mathrm{D}}{\mathrm{TXCLK}}$ | $\begin{gathered} \text { TXDD } \\ {[6]} \end{gathered}$ | Y |

## Pin Descriptions

## CYP15G0401TB Quad HOTLink II Transmitter

| Pin Name | I/O Characteristics | Signal Description |
| :---: | :---: | :---: |
| Transmit Path Data Signals |  |  |
| TXPERA TXPERB TXPERC TXPERD | LVTTL Output, changes relative to REFCLK $\uparrow{ }^{[2]}$ | Transmit Path Parity Error. Active HIGH. Asserted (HIGH) if parity checking is enabled and a parity error is detected at the Encoder. This output is HIGH for one transmit character clock period to indicate detection of a parity error in the character presented to the Encoder. <br> If a parity error is detected, the character in error is replaced with a C0.7 character to force a corresponding bad-character detection at the remote end of the link. This replacement takes place regardless of the encoded/non-encoded state of the interface. <br> When BIST is enabled for the specific transmit channel, BIST progress is presented on these outputs. Once every 511 character times, the associated TXPERx signal will pulse HIGH for one transmit-character clock period to indicate a complete pass through the BIST sequence. Therefore, in this case TXPERx signal will pulse HIGH for one transmit-character clock period. <br> These outputs also provide indication of a transmit Phase-align Buffer underflow or overflow. When the transmit Phase-align Buffers are enabled (TXCKSEL $=$ LOW, or TXCKSEL $=$ LOW and TXRATE $=$ HIGH), if an underflow or overflow condition is detected, TXPERx for the channel in error is asserted and remains asserted until either an atomic Word Sync Sequence is transmitted or TXRST is sampled LOW to re-center the transmit Phase-align Buffers. |
| $\begin{aligned} & \text { TXCTA[1:0] } \\ & \text { TXCTB[1:0] } \\ & \text { TXCTC[1:0] } \\ & \text { TXCTD[1:0] } \end{aligned}$ | LVTTL Input, synchronous, sampled by the selected TXCLKx $\uparrow$ or REFCLK $\uparrow{ }^{[2]}$ | Transmit Control. These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL, and are passed to the Encoder or Transmit Shifter. They identify how the associated TXDx[7:0] characters are interpreted. When the Encoder is bypassed, these inputs are interpreted as data bits of 10 -bit input character. When the Encoder is enabled, these inputs determine if the TXDx[7:0] character is encoded as Data, a Special Character code, a K28.5 fill character or a Word Sync Sequence. See Table 1 for details. |
| $\begin{aligned} & \mathrm{TXDA}[7: 0] \\ & \text { TXDB[7:0] } \\ & \text { TXDC[7:0] } \\ & \text { TXDD[7:0] } \end{aligned}$ | LVTTL Input, synchronous, sampled by the selected TXCLKx $\uparrow$ or REFCLK $\uparrow{ }^{[2]}$ | Transmit Data Inputs. These inputs are captured on the rising edge of the transmit interface clock as selected by TXCKSEL and passed to the Encoder or Transmit Shifter. <br> When the Encoder is enabled (TXMODE[1:0] $\neq$ LOW), TXDx[7:0] specify the specific data or command character to be sent. When the Encoder is bypassed, these inputs are interpreted as data bits of the 10-bit input character. See Table 1 for details. |
| TXOPA TXOPB TXOPC TXOPD | LVTTL Input, synchronous, internal pull-up, sampled by the respective TXCLKx $\uparrow$ or REFCLK $\uparrow$ [2] | Transmit Path Odd Parity. When parity checking is enabled (PARCTL $\neq$ LOW), the parity captured at these inputs is XORed with the data on the associated TXDx bus (and sometimes TXCT[1:0]) to verify the integrity of the captured character. See Table 2 for details. |
| SCSEL | LVTTL Input, synchronous, internal pull-down, sampled by TXCLKA $\uparrow$ or REFCLK $\uparrow{ }^{[2]}$ | Special Character Select. Used in some transmit modes along with TXCTx[1:0] to encode special characters or to initiate a Word Sync Sequence. When the transmit paths are configured for independent input clocks (TXCKSEL = MID), SCSEL is captured relative to TXCLKA $\uparrow$. |

## Note:

2. When REFCLK is configured for half-rate operation (TXRATE = HIGH), these inputs are sampled (or the outputs change) relative to both the rising and falling edges of REFCLK.

## Pin Descriptions (continued)

## CYP15G0401TB Quad HOTLink II Transmitter

| Pin Name | I/O Characteristics | Signal Description |
| :---: | :---: | :---: |
| TXRST | LVTTL Input, asynchronous, internal pull-up, sampled by REFCLK $\uparrow{ }{ }^{22}$ | Transmit Clock Phase Reset. Active LOW. When sampled LOW, the transmit Phase-align Buffers are allowed to adjust their data-transfer timing (relative to the selected input clock) to allow clean transfer of data from the Input Register to the Encoder or Transmit Shifter. When TXRST is sampled HIGH, the internal phase relationship between the associated TXCLKX and the internal character-rate clock is fixed and the device operates normally. <br> When configured for half-rate REFCLK sampling of the transmit character stream (TXCKSEL = LOW and TXRATE $=$ HIGH), assertion of TXRST is only used to clear Phase-align buffer faults caused by highly asymmetric REFCLK periods or REFCLKs with excessive cycle-to-cycle jitter. During this alignment period, one or more characters may be added to or lost from all the associated transmit paths as the transmit Phase-align Buffers are adjusted. TXRST must be sampled LOW by a minimum of two consecutive rising edges REFCLK to ensure the reset operation is initiated correctly on all channels. This input is ignored when both TXCKSEL and TXRATE are LOW, since the phase align buffer is bypassed. In all other configurations, TXRST should be asserted during device initialization to ensure proper operation of the Phase-align buffer. TXRST should be asserted after the presence of a valid TXCLKx and after allowing enough time for the TXPLL to lock to the reference clock (as specified by parameter $\mathrm{t}_{\text {TXLOCK }}$ ). |
| Transmit Path Clock and Clock Control |  |  |
| TXCKSEL | Three-level Select ${ }^{[3]}$, static control input | Transmit Clock Select. Selects the clock source, used to write data into the transmit Input Register of the transmit channel(s). When LOW, REFCLK $\uparrow{ }^{[2]}$ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. When MID, TXCLKx $\uparrow$ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0]. When HIGH, TXCLKA $\uparrow$ is used as the Input Register clock for TXDx[7:0] and TXCTx[1:0] of all channels. |
| TXCLKO $\pm$ | LVTTL Output | Transmit Clock Output. This true and complement output clock is synthesized by the transmit PLL and is synchronous to the internal transmit character clock. It has the same frequency as REFCLK (when TXRATE = LOW), or twice the frequency of REFCLK (when TXRATE $=$ HIGH). This output clock has no direct phase relationship to REFCLK. |
| TXRATE | LVTTL Input, static control input, internal pull-down | Transmit PLL Clock Rate Select. When TXRATE = HIGH, the Transmit PLL multiplies REFCLK by 20 to generate the serial bit-rate clock. When TXRATE = LOW, the transmit PLL multiples REFCLK by 10 to generate the serial bit-rate clock. See Table 9 for a list of operating serial rates. <br> When TXCKSEL = MID or HIGH (TXCLKx or TXCLKA selected to clock input register), configuring TXRATE $=$ HIGH (Half-rate REFCLK) is an invalid mode of operation. |
| TXCLKA TXCLKB TXCLKC TXCLKD | LVTTL Clock Input, internal pull-down | Transmit Path Input Clocks. These clocks must be frequency-coherent to TXCLKO $\pm$, but may be offset in phase. The internal operating phase of each input clock (relative to REFLCK or TXCLKO $\pm$ ) is adjusted when TXRST $=$ LOW and locked when TXRST $=$ HIGH. |
| Transmit Path Mode Control |  |  |
| TXMODE[1:0] | Three-level Select ${ }^{[3]}$ static control inputs | Transmit Operating Mode. These inputs are interpreted to select one of nine operating modes of the transmit path. See Table 3 for a list of operating modes. |
| Note: <br> 3. Three-level se HIGH. The LO not connected | lect inputs are used for static co W level is usually implemented or allowed to float, a Three-lev | guration. They are ternary (not binary) inputs that make use of non-standard logic levels of LOW, MID, and direct connection to $\mathrm{V}_{\text {SS }}$ (ground). The HIGH level is usually implemented by direct connection to $\mathrm{V}_{\mathrm{CC}}$. When select input will self-bias to the MID level. |

Pin Descriptions (continued)
CYP15G0401TB Quad HOTLink II Transmitter

| Pin Name | I/O Characteristics | Signal Description |
| :---: | :---: | :---: |
| Device Control Signals |  |  |
| PARCTL | Three-level Select ${ }^{[3]}$, static control input | Parity Check Control. Used to control the different parity check functions. When LOW, parity check is disabled. When MID, and the 8B/10B Encoder is enabled (TXMODE $[1] \neq$ LOW), TXDx[7:0] inputs are checked (along with TXOPx) for valid ODD parity. When the Encoder is disabled (TXMODE[1] = LOW), theTXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPx) for valid ODD parity. When HIGH, parity check is enabled. The TXDx[7:0] and TXCTx[1:0] inputs are checked (along with TXOPX) for valid ODD parity. See Table 2 for details. |
| SPDSEL | Three-level Select ${ }^{[3]}$ static control input | Serial Rate Select. This input specifies the operating bit-rate range of the transmit PLLs. LOW = 195-400 MBd, MID $=400-800 \mathrm{MBd}, \mathrm{HIGH}=800-1500 \mathrm{MBd}$. When SPDSEL is LOW, setting TXRATE = HIGH (Half-rate Reference Clock) is invalid. |
| $\overline{\text { TRSTZ }}$ | LVTTL Input, internal pull-up | Device Reset. Active LOW. Initializes all state machines and counters in the device. When sampled LOW by the rising edge of REFCLK $\uparrow$, this input resets the internal state machines. When the reset is removed (TRSTZ sampled HIGH by REFCLK $\uparrow$ ), the status and data outputs will become deterministic in less than 16 REFCLK cycles. The BISTLE and OELE latches are reset by TRSTZ. If the Phase-align Buffer is used, TRSTZ should be applied after power up to initialize the internal pointers into these memory arrays. |
| REFCLK $\pm$ | Differential LVPECL or single-ended LVTTL Input Clock | Reference Clock. This clock input is used as the timing reference for the transmit PLL. This input clock may also be selected to clock the transmit parallel interfaces. When driven by a single-ended LVCMOS or LVTTL clock source, connect the clock source to either the true or complement REFCLK input, and leave the alternate REFCLK input open (floating). When driven by an LVPECL clock source, the clock must be a differential clock, using both inputs. When TXCKSEL = LOW, REFCLK is also used as the clock for the parallel transmit data (input) interface. |
| Analog I/O and Control |  |  |
| OUTA1 $\pm$ OUTB1 $\pm$ OUTC1 $\pm$ OUTD1 $\pm$ | CML Differential Output | Primary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules. |
| OUTA2 $\pm$ OUTB2 $\pm$ OUTC2 $\pm$ OUTD2 $\pm$ | CML Differential Output | Secondary Differential Serial Data Outputs. These PECL-compatible CML outputs (+3.3V referenced) are capable of driving terminated transmission lines or standard fiber-optic transmitter modules. |
| OELE | LVTTL Input, asynchronous, internal pull-up | Serial Driver Output Enable Latch Enable. Active HIGH. When OELE $=$ HIGH, the signals on the $\mathrm{BOE}[7: 0]$ inputs directly control the OUTxy $\pm$ differential drivers. When the BOE $[x]$ input is HIGH, the associated OUTxy $\pm$ differential driver is enabled. When the BOE $[x]$ input is LOW, the associated OUT $x y \pm$ differential driver is powered down. The specific mapping of $\operatorname{BOE}[7: 0]$ signals to transmit output enables is listed in Table 8. When OELE returns LOW, the last values present on BOE[7:0] are captured in the internal Output Enable Latch. If the device is reset (TRSTZ is sampled LOW), the latch is reset to disable all outputs. |
| BISTLE | LVTTL Input, asynchronous, internal pull-up | Transmit BIST Latch Enable. Active HIGH. When BISTLE = HIGH, the signals on the $\operatorname{BOE}[7: 0]$ inputs directly control the transmit BIST enables. When the BOE $[x]$ input is LOW, the associated transmit channel is configured to generate the BIST sequence. When the BOE $[x]$ input is HIGH, the associated transmit channel is configured for normal data transmission. The specific mapping of BOE[7:0] signals to transmit BIST enables is listed in Table 8. When BISTLE returns LOW, the last values present on BOE[7:0] are captured in the internal BIST Enable Latch. When the latch is closed, if the device is reset (TRSTZ is sampled LOW), the latch is reset to disable BIST on all transmit channels. |

Pin Descriptions (continued)
CYP15G0401TB Quad HOTLink II Transmitter

| Pin Name | I/O Characteristics | Signal Description |
| :---: | :---: | :---: |
| BOE[7:0] | LVTTL Input, asynchronous, internal pull-up | BIST and Serial Output, and Enables. These inputs are passed to and through the Output Enable Latch when OELE is HIGH, and captured in this latch when OELE returns LOW. These inputs are passed to and through the BIST Enable Latch when BISTLE is HIGH, and captured in this latch when BISTLE returns LOW. |
| JTAG Interface |  |  |
| TMS | LVTTL Input, internal pull-up | Test Mode Select. Used to control access to the JTAG Test Modes. If maintained high for $\geq 5$ TCLK cycles, the JTAG test controller is reset. The TAP controller is also reset automatically upon application of power to the device. |
| TCLK | LVTTL Input, internal pull-down | JTAG Test Clock |
| TDO | Three-state LVTTL Output | Test Data Out. JTAG data output buffer which is High-Z while JTAG test mode is not selected. |
| TDI | LVTTL Input, internal pull-up | Test Data In. JTAG data input port. |
| Power |  |  |
| $\mathrm{V}_{\text {CC }}$ |  | +3.3V Power |
| GND |  | Signal and power ground for all internal circuits. |

## CYP15G0401TB HOTLink II Operation

The CYP15G0401TB is a highly configurable device designed to support reliable transfer of large quantities of data, using high-speed serial links, from one source to one or multiple destinations. This device supports four single-byte or single-character channels.

## CYP15G0401TB Transmit Data Path

## Operating Modes

The transmit path of the CYP15G0401TB supports four character-wide data paths. These data paths are used in multiple operating modes as controlled by the TXMODE[1:0] inputs.

## Input Register

The bits in the Input Register for each channel support different assignments, based on if the character is unencoded, encoded with two control bits, or encoded with three control bits. These assignments are shown in Table 1. Each Input Register captures a minimum of eight data bits and two control bits on each input clock cycle. When the Encoder is bypassed, the TXCTx[1:0] control bits, are part of the preencoded 10-bit character.
When the Encoder is enabled (TXMODE $[1] \neq$ LOW), the $\operatorname{TXCTx}[1: 0]$ bits are interpreted along with the associated TXDx[7:0] character to generate the specific 10-bit transmission character. When TXMODE[0] $\neq$ HIGH, an additional special character select (SCSEL) input is also captured and interpreted. This SCSEL input is used to modify the encoding of the associated characters. When the transmit Input Registers are clocked by a common clock (TXCLKA $\uparrow$ or REFCLK $\uparrow$ ), this SCSEL input can be changed on a clock-by-clock basis and affects all four channels.
When operated with a separate input clock on each transmit channel, this SCSEL input is sampled synchronous to

TXCLKA $\uparrow$. While the value on SCSEL still affects all channels, it is interpreted when the character containing it is read from the transmit Phase-align Buffer (where all four paths are internally clocked synchronously).
Table 1. Input Register Bit Assignments ${ }^{[4]}$

|  |  | Encoded |  |
| :---: | :---: | :---: | :---: |
| Signal Name | Unencoded | 2-bit <br> Control | 3-bit <br> Control |
| TXDx[0] (LSB) | DINx[0] | TXDx[0] | TXDx[0] |
| TXDx[1] | DINx[1] | TXDx[1] | TXDx[1] |
| TXDx[2] | DINx[2] | TXDx[2] | TXDx[2] |
| TXDx[3] | DINx[3] | TXDx[3] | TXDx[3] |
| TXDx[4] | DINx[4] | TXDx[4] | TXDx[4] |
| TXDx[5] | DINx[5] | TXDx[5] | TXDx[5] |
| TXDx[6] | DINx[6] | TXDx[6] | TXDx[6] |
| TXDx[7] | DINx[7] | TXDx[7] | TXDx[7] |
| TXCTx[0] | DINx[8] | TXCTx[0] | TXCTx[0] |
| TXCTx[1] (MSB) | DINx[9] | TXCTx[1] | TXCTx[1] |
| SCSEL | N/A | N/A | SCSEL |

Phase-align Buffer
Data from the Input Registers are passed either to the Encoder or to the associated Phase-align Buffer. When the transmit paths are operated synchronous to REFCLK $\uparrow$ (TXCKSEL $=$ LOW and TXRATE $=$ LOW), the Phase-align Buffers are bypassed and data is passed directly to the Parity Check and Encoder blocks to reduce latency.
When an Input-Register clock with an uncontrolled phase relationship to REFCLK is selected (TXCKSEL $\neq \mathrm{LOW}$ ) or if data is captured on both edges of REFCLK (TXRATE = HIGH), the Phase-align Buffers are enabled. These buffers are used
to absorb clock phase differences between the presently selected input clock and the internal character clock.
Initialization of the Phase-align Buffers takes place when the TXRST input is sampled LOW by two consecutive rising edges of REFCLK. When TXRST is returned HIGH, the present input clock phase relative to REFCLK is set. TXRST is an asynchronous input, but is sampled internally to synchronize it to the internal transmit path state machines.
Once set, the input clocks are allowed to skew in time up to half a character period in either direction relative to REFCLK; i.e., $\pm 180^{\circ}$. This time shift allows the delay paths of the character clocks (relative to REFCLK) to change due to operating voltage and temperature, while not affecting the design operation.
If the phase offset, between the initialized location of the input clock and REFCLK $\uparrow$, exceeds the skew handling capabilities of the Phase-align Buffer, an error is reported on the associated TXPERx output. This output indicates a continuous error until the Phase-align Buffer is reset. While the error remains active, the transmitter for the associated channel will output a continuous C 0.7 character to indicate to the remote receiver that an error condition is present in the link.
In specific transmit modes, it is also possible to reset the Phase-align Buffers individually and with minimal disruption of the serial data stream. When the transmit interface is configured for generation of atomic Word Sync Sequences (TXMODE[1] = MID) and a Phase-align Buffer error is present, the transmission of a Word Sync Sequence will re-center the Phase-align Buffer and clear the error condition. ${ }^{[5]}$

## Parity Support

In addition to the ten data and control bits that are captured at each transmit Input Register, a TXOPx input is also available on each channel. This allows the CYP15G0401TB to support ODD parity checking for each channel. Parity checking is available for all operating modes (including Encoder Bypass). The specific mode of parity checking is controlled by the PARCTL input, and operates per Table 2.
When PARCTL is MID (open) and the Encoders are enabled (TXMODE[1] $\neq$ LOW), only the TXDx[7:0] data bits are checked for ODD parity along with the associated TXOPx bit. When PARCTL = HIGH with the Encoder enabled (or MID with the Encoder bypassed), the TXDx[7:0] and TXCTx[1:0] inputs are checked for ODD parity along with the associated TXOPx bit. When PARCTL = LOW, parity checking is disabled.
When parity checking and the Encoder are both enabled (TXMODE $[1] \neq$ LOW), the detection of a parity error causes a C0.7 character of proper disparity to be passed to the Transmit Shifter. When the Encoder is bypassed (TXMODE[1] = LOW, LOW), detection of a parity error causes a positive disparity version of a C0.7 transmission character to be passed to the Transmit Shifter.

## Encoder

The character, received from the Input Register or Phase-align Buffer and Parity Check Logic, is then passed to the Encoder

Table 2. Input Register Bits Checked for Parity ${ }^{[6]}$

| Signal Name | Transmit Parity Check Mode (PARCTL) |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | LOW | MID |  | HIGH |
|  |  | $\begin{aligned} & \text { TXMODE[1] } \\ & =\text { LOW } \end{aligned}$ | $\begin{gathered} \text { TXMODE[1] } \\ \neq \text { LOW } \end{gathered}$ |  |
| TXDx[0] |  | $\mathrm{X}^{[7]}$ | X | X |
| TXDx[1] |  | X | X | X |
| TXDx[2] |  | X | X | X |
| TXDx[3] |  | X | X | X |
| TXDx[4] |  | X | X | X |
| TXDx[5] |  | X | X | X |
| TXDx[6] |  | X | X | X |
| TXDx[7] |  | X | X | X |
| TXCTx[0] |  | X |  | X |
| TXCTx[1] |  | X |  | X |
| TXOPx |  | X | X | X |

logic. This block interprets each character and any associated control bits, and outputs a 10-bit transmission character.
Depending on the configured operating mode, the generated transmission character may be

- the 10-bit pre-encoded character accepted in the Input Register
- the 10-bit equivalent of the eight-bit Data character accepted in the Input Register
- the 10-bit equivalent of the eight-bit Special Character code accepted in the Input Register
- the 10-bit equivalent of the C0.7 SVS character if parity checking was enabled and a parity error was detected
- the 10-bit equivalent of the C0.7 SVS character if a Phase-align Buffer overflow or underflow error is present
- a character that is part of the 511-character BIST sequence
- a K28.5 character generated as an individual character or as part of the 16-character Word Sync Sequence.
The selection of the specific characters generated are controlled by the TXMODE[1:0], SCSEL, TXCTx[1:0], and TXDx[7:0] inputs for each character.


## Data Encoding

Raw data, as received directly from the Transmit Input Register, is seldom in a form suitable for transmission across a serial link. The characters must usually be processed or transformed to guarantee

- a minimum transition density (to allow the remote serial receive PLL to extract a clock from the data stream).
- a DC-balance in the signaling (to prevent baseline wander).
- run-length limits in the serial data (to limit the bandwidth requirements of the serial link).


## Notes:

4. The TXOPx inputs are also captured in the associated Input Register, but their interpretation is under the separate control of PARCTL.
5. One or more K28.5 characters may be added or lost from the data stream during this reset operation. When used with non-Cypress devices that require a complete 16 -character Word Sync Sequence for proper Receive Elasticity Buffer alignment, it is recommend that the sequence be followed by a second Word Sync Sequence to ensure proper operation.
6. Transmit path parity errors are reported on the associated TXPERx output.
7. Bits marked as X are XORed together. Result must be a logic-1 for parity to be valid.

- the remote receiver a way of determining the correct character boundaries (framing).

When the Encoder is enabled (TXMODE[1] $\neq$ LOW), the characters to be transmitted are converted from Data or Special Character codes to 10-bit transmission characters (as selected by their respective TXCTx[1:0] and SCSEL inputs), using an integrated 8B/10B Encoder. When directed to encode the character as a Special Character code, it is encoded using the Special Character encoding rules listed in Table 14. When directed to encode the character as a Data character, it is encoded using the Data Character encoding rules in Table 13.
The 8B/10B Encoder is standards compliant with ANSI/NCITS ASC X3.230-1994 (Fibre Channel), IEEE 802.3z (Gigabit Ethernet), the IBM ${ }^{\circledR}$ ESCON $^{\circledR}$ and FICON ${ }^{\text {TM }}$ channels, Digital Video Broadcast (DVB-ASI), and ATM Forum standards for data transport.
Many of the Special Character codes listed in Table 14 may be generated by more than one input character. The CYP15G0401TB is designed to support two independent (but non-overlapping) Special Character code tables. This allows the CYP15G0401TB to operate in mixed environments with other Cypress HOTLink devices using the enhanced Cypress command code set, and the reduced command sets of other non-Cypress devices. Even when used in an environment that normally uses non-Cypress Special Character codes, the selective use of Cypress command codes can permit operation where running disparity and error handling must be managed.
Following conversion of each input character from eight bits to a 10-bit transmission character, it is passed to the Transmit Shifter and is shifted out LSB first, as required by ANSI and IEEE standards for 8B/10B coded serial data streams.

## Transmit Modes

The operating mode of the transmit path is set through the TXMODE[1:0] inputs. These static three-level select inputs allow one of nine transmit modes to be selected. The transmit modes are listed in Table 3
Table 3. Transmit Operating Modes

| TX Mode |  | Operating Mode |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Word Sync Sequence Support | SCSEL <br> Control | TXCTx Function |
| 0 | LL | None | None | Encoder Bypass |
| 1 | LM | None | None | Reserved for test |
| 2 | LH | None | None | Reserved for test |
| 3 | ML | Atomic | Special Character | Encoder Control |
| 4 | MM | Atomic | Word Sync | Encoder Control |
| 5 | MH | Atomic | None | Encoder Control |
| 6 | HL | Interruptible | Special Character | Encoder Control |
| 7 | HM | Interruptible | Word Sync | Encoder Control |
| 8 | HH | Interruptible | None | Encoder Control |

Note:
8. LSB is shifted out first.

The encoded modes (TX Modes 3 through 8) support multiple encoding tables. These encoding tables vary by the specific combinations of SCSEL, TXCTx[1], and TXCTx[0] that are used to control the generation of data and control characters. These multiple encoding forms allow maximum flexibility in interfacing to legacy applications, while also supporting numerous extensions in capabilities.

## TX Mode 0—Encoder Bypass

When the Encoder is bypassed, the character captured from the TXDx[7:0] and TXCTx[1:0] inputs is passed directly to the Transmit Shifter without modification. If parity checking is enabled (PARCTL $\neq L O W$ ) and a parity error is detected, the 10-bit character is replaced with the 1001111000 pattern (+C0.7 character).
With the Encoder bypassed, the TXCTx[1:0] inputs are considered part of the data character and do not perform a control function that would otherwise modify the interpretation of the TXDx[7:0] bits. The bit usage and mapping of these control bits when the Encoder is bypassed is shown in Table 4.

In Encoder Bypass mode, the SCSEL input is ignored. All clocking modes interpret the data the same, with no internal linking between channels.
Table 4. Encoder Bypass Mode (TXMODE[1:0] = LL)

| Signal Name | Bus Weight | 10Bit Name |
| :---: | :---: | :---: |
| TXDx[0] (LSB) ${ }^{[8]}$ | $2^{0}$ | a |
| TXDx[1] | $2^{1}$ | b |
| TXDx[2] | $2^{2}$ | c |
| TXDx[3] | $2^{3}$ | d |
| TXDx[4] | $2^{4}$ | e |
| TXDx[5] | $2^{5}$ | i |
| TXDx[6] | $2^{6}$ | f |
| TXDx[7] | $2^{7}$ | g |
| TXCTx[0] | $2^{8}$ | h |
| TXCTx[1] (MSB) | $2^{9}$ | j |

TX Modes 1 and 2—Factory Test Modes
These modes enable specific factory test configurations. They are not considered normal operating modes of the device. Entry or configuration of the device into these modes will not damage the device.

## TX Mode 3-Word Sync and SCSEL Control of Special Codes

When configured in TX Mode 3, the SCSEL input is captured along with the associated TXCTx[1:0] data control inputs. These bits combine to control the interpretation of the TXDx[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 5.
When TXCKSEL = MID, all transmit channels capture data into their Input Registers using independent TXCLKx clocks. In this mode, the SCSEL input is sampled only by TXCLKA $\uparrow$. When the character (accepted in the Channel-A Input Register) has passed through the Phase-align Buffer and any selected parity validation, the level captured on SCSEL is passed to the Encoder of the remaining channels during this same cycle.

Table 5. TX Modes 3 and 6 Encoding

| $\begin{aligned} & \overrightarrow{1} \\ & \text { ヘ్ర } \\ & \text { U } \end{aligned}$ | $\begin{aligned} & \underset{\sim}{\underset{x}{x}} \\ & \underset{\sim}{x} \\ & \underset{-}{n} \end{aligned}$ |  | Characters Generated |
| :---: | :---: | :---: | :---: |
| X | X | 0 | Encoded data character |
| 0 | 0 | 1 | K28.5 fill character |
| 1 | 0 | 1 | Special character code |
| X | 1 | 1 | 16-character Word Sync Sequence |

To avoid the possible ambiguities that may arise due to the uncontrolled arrival of SCSEL relative to the characters in the alternate channels, SCSEL is often used as static control input.

## Word Sync Sequence

When TXCTx[1:0] = 11, a 16-character sequence of K28.5 characters, known as a Word Sync Sequence, is generated on the associated channel. This sequence of K28.5 characters may start with either a positive or negative disparity K28.5 (as determined by the current running disparity and the 8B/10B coding rules). The disparity of the second and third K28.5 characters in this sequence are reversed from what normal $8 \mathrm{~B} / 10 \mathrm{~B}$ coding rules would generate. The remaining K28.5 characters in the sequence follow all 8B/10B coding rules. The disparity of the generated K28.5 characters in this sequence follow a pattern of either ++--+++-+-+-+-+- or --++-+-+-+-+-+-+.

When TXMODE[1] = MID (open, TX modes 3, 4, and 5), the generation of this character sequence is an atomic (non-interruptible) operation. Once it has been successfully started, it cannot be stopped until all sixteen characters have been generated. The content of the associated Input Registers is ignored for the duration of this 16 -character sequence. At the end of this sequence, if the TXCTx[1:0] = 11 condition is sampled again, the sequence restarts and remains uninterruptible for the following fifteen character clocks.
If parity checking is enabled, the character used to start the Word Sync Sequence must also have correct ODD parity. Once the sequence is started, parity is not checked on the following fifteen characters in the Word Sync Sequence.
When TXMODE[1] = HIGH (TX modes 6, 7, and 8), the generation of the Word Sync Sequence becomes an interruptible operation. In TX Mode 6, this sequence is started as soon as the TXCTx[1:0] = 11 condition is detected on a channel. In order for the sequence to continue on that channel, the TXCTx[1:0] inputs must be sampled as 00 for the remaining fifteen characters of the sequence.
If at any time a sample period exists where $\operatorname{TXCTx}[1: 0] \neq 00$, the Word Sync Sequence is terminated, and a character representing the associated data and control bits is generated by the Encoder. This resets the Word Sync Sequence state machine such that it will start at the beginning of the sequence at the next occurrence of TXCTx[1:0] = 11.
When parity checking is enabled and TXMODE[1] = HIGH, all characters (including those in the middle of a Word Sync Sequence) must have correct parity. The detection of a character with incorrect parity during a Word Sync Sequence will interrupt that sequence and force generation of a C0.7

SVS character. Any interruption of the Word Sync Sequence causes the sequence to terminate.

When TXCKSEL = LOW, the Input Registers for all four transmit channels are clocked by REFCLK. ${ }^{[2]}$ When TXCKSEL $=$ HIGH, the Input Registers for all four transmit channels are clocked with TXCLKA $\uparrow$. In these clock modes all four sets of TXCTx[1:0] inputs operate synchronous to the SCSEL input.

TX Mode 4-Atomic Word Sync and SCSEL Control of Word Sync Sequence Generation
When configured in TX Mode 4, the SCSEL input is captured along with the associated TXCTx[1:0] data control inputs. These bits combine to control the interpretation of the TXDx[7:0] bits and the characters generated by them. These bits are interpreted as listed in Table 6.
When TXCKSEL $=$ MID, all transmit channels operate independently. In this mode, the SCSEL input is sampled only by TXCLKA $\uparrow$. When the character accepted in the Channel-A Input Register has passed any selected validation and is ready to be passed to the Encoder, the level captured on SCSEL is passed to the Encoders of the remaining channels during this same cycle.
Table 6. TX Modes 4 and 7 Encoding

| $\begin{aligned} & \vec{u} \\ & \underset{\sim}{0} \\ & \text { U } \end{aligned}$ |  |  | Characters Generated |
| :---: | :---: | :---: | :---: |
| X | X | 0 | Encoded data character |
| 0 | 0 | 1 | K28.5 fill character |
| 0 | 1 | 1 | Special character code |
| 1 | X | 1 | 16-character Word Sync Sequence |

Changing the state of SCSEL will change the relationship of the characters to other channels. SCSEL should either be used as a static configuration input, or changed only when the state of TXCTx[1:0] on the alternate channels are such that SCSEL is ignored during the change.
TX Mode 4 also supports an Word Sync Sequence. Unlike TX Mode 3, this sequence starts when SCSEL and TXCTx[0] are both high. With the exception of the combination of control bits used to initiate the sequence, the generation and operation of this Word Sync Sequence is the same as for TX Mode 3.

## TX Mode 5—Atomic Word Sync generation without SCSEL.

When configured in TX Mode 5, the SCSEL signal is not used. The TXCTx[1:0] inputs for each channel control the characters generated by that channel. The specific characters generated by these bits are listed in Table 7.
TX Mode 5 also has the capability of generating an atomic Word Sync Sequence. For the sequence to be started, the TXCTx[1:0] inputs must both be sampled HIGH. The generation and operation of this Word Sync Sequence is the same as TX Mode 3.

## Transmit BIST

Each transmit channel contains an internal pattern generator that can be used to validate both device and link operation.

Table 7. TX Modes 5 and 8 Encoding

| $\begin{aligned} & \overrightarrow{1} \\ & 0 \\ & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & \underset{\mathrm{x}}{\mathrm{x}} \\ & \underset{\mathrm{x}}{\mathrm{x}} \end{aligned}$ | $\begin{aligned} & \frac{0}{x} \\ & \stackrel{x}{y} \\ & \underset{1}{x} \end{aligned}$ | Characters Generated |
| :---: | :---: | :---: | :---: |
| X | 0 | 0 | Encoded data character |
| X | 0 | 1 | K28.5 fill character |
| X | 1 | 0 | Special character code |
| X | 1 | 1 | 16-character Word Sync Sequence |

These generators are enabled by the associated $\operatorname{BOE}[x]$ signals listed in Table 8 (when the BISTLE latch enable input is HIGH). When enabled, a register in the associated transmit channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence that includes all Data and Special Character codes, including the explicit violation symbols. This provides a predictable yet pseudo-random sequence that can be matched to identical LFSR in the attached remote Receiver(s), the CYP15G0401RB for example. To enable BIST for serial link testing, ensure that the remote HOTLink receivers are using the recovered clock from the associated receive CDR PLL to clock the receive parallel interface (for example RXCKSEL = MID for the CYP15G0401RB device).
When the BISTLE signal is HIGH, any BOE[x] input that is LOW enables the BIST generator in the associated transmit channel. When BISTLE returns LOW, the values of all BOE[x] signals are captured in the BIST Enable Latch. These values remain in the BIST Enable Latch until BISTLE is returned HIGH to open the latch. A device reset (TRSTZ sampled LOW), presets the BIST Enable Latch to disable BIST on all channels.
All data and data-control information present at the associated TXDx[7:0] and TXCTx[1:0] inputs are ignored when BIST is active on that channel.

## Serial Output Drivers

The serial interface Output Drivers use high-performance differential CML (Current Mode Logic) to provide source-matched drivers for the transmission lines. These Serial Drivers accept data from the Transmit Shifters. These outputs have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines. To achieve OBSAI RP3 compliancy, the serial output drivers must be AC-coupled to the transmission medium.

Each Serial Driver can be enabled or disabled separately through the BOE[7:0] inputs, as controlled by the OELE latch-enable signal. When OELE is HIGH, the signals present on the BOE[7:0] inputs are passed through the Serial Output Enable Latch to control the Serial Driver. The BOE[7:0] input associated with a specific OUTxy $\pm$ driver is listed in Table 8. When OELE is HIGH and BOE[x] is HIGH, the associated Serial Driver is enabled. When OELE is HIGH and BOE[x] is LOW, the associated Serial Driver is disabled and internally powered down. If both Serial Drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. When OELE returns LOW, the values
present on the BOE[7:0] inputs are latched in the Output Enable Latch, and remain there until OELE returns HIGH to enable the latch. A device reset (TRSTZ sampled LOW) clears this latch and disables all Serial Drivers.

Table 8. Output Enable and BIST Enable Signal Map

| BOE <br> Input | Output <br> Controlled <br> (OELE) | BIST <br> Channel <br> Enable <br> (BISTLE) |
| :---: | :---: | :---: |
| BOE[7] | OUTD2 $\pm$ | Transmit D |
| BOE[6] | OUTD1 $\pm$ | X |
| BOE[5] | OUTC2 $\pm$ | Transmit C |
| BOE[4] | OUTC1 $\pm$ | X |
| BOE[3] | OUTB2 $\pm$ | Transmit B |
| BOE[2] | OUTB1 $\pm$ | X |
| BOE[1] | OUTA2 $\pm$ | Transmit A |
| BOE[0] | OUTA1 $\pm$ | X |

NOTE: When all transmit channels are disabled (i.e., both outputs disabled in all channels) and a channel is re-enabled, the data on the Serial Drivers may not meet all timing specifications for up to $200 \mu \mathrm{~s}$.

## Transmit PLL Clock Multiplier

The Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the REFCLK input, and multiples that clock by 10 or 20 (as selected by TXRATE) to generate a bit-rate clock for use by the Transmit Shifter. It also provides a character-rate clock used by the transmit paths.
This clock multiplier PLL can accept a REFCLK input between 20 MHz and 150 MHz , however, this clock range is limited by the operating mode of the CYP15G0401TB clock multiplier (controlled by TXRATE) and by the level on the SPDSEL input.
When TXRATE $=$ HIGH (Half-rate REFCLK), TXCKSEL $=$ HIGH or MID (TXCLKx or TXCLKA selected to clock input register) is an invalid mode of operation.
SPDSEL is a static three-level select ${ }^{[3]}$ (ternary) input that selects one of three operating ranges for the serial data outputs and inputs. The operating serial signaling-rate and allowable range of REFCLK frequencies are listed in Table 9.

Table 9. Operating Speed Settings

| SPDSEL | TXRATE | REFCLK <br> Frequency <br> (MHz) | Signaling <br> Rate (MBaud) |
| :---: | :---: | :---: | :---: |
| LOW | 1 | reserved | $195-400$ |
|  | 0 | $19.5-40$ |  |
| MID (Open) | 1 | $20-40$ | $400-800$ |
|  | 0 | $40-80$ |  |
| HIGH | 1 | $40-75$ | $800-1500$ |
|  | 0 | $80-150$ |  |

The REFCLK $\pm$ input is a differential input with each input internally biased to 1.4 V . If the REFCLK+ input is connected to a TTL, LVTTL, or LVCMOS clock source, REFCLK- can be left floating and the input signal is recognized when it passes through the internally biased reference point.

When both the REFCLK+ and REFCLK- inputs are connected, the clock source must be a differential clock. This can be either a differential LVPECL clock that is DC- or AC-coupled, or a differential LVTTL or LVCMOS clock.

By connecting the REFCLK- input to an external voltage source or resistive voltage divider, it is possible to adjust the reference point of the REFCLK+ input for alternate logic levels. When doing so, it is necessary to ensure that the input differential crossing point remains within the parametric range supported by the input.

## Power Control

The CYP15G0401TB supports user control of the powered up or down state of each transmit channel. The transmit channels are controlled by the OELE signal and the values present on the BOE[7:0] bus. Powering down unused channels will save power and reduce system heat generation. Controlling system power dissipation will improve the system performance.

## Transmit Channels

When OELE is HIGH, the signals on the BOE[7:0] inputs directly control the power enables for the Serial Drivers. When a BOE[x] input is HIGH, the associated Serial Driver is enabled. When a BOE[x] input is LOW, the associated Serial Driver is disabled and powered down. If both Serial Drivers of a channel are disabled, the internal logic for that transmit channel is powered down. When OELE returns LOW, the values present on the $\operatorname{BOE}[7: 0]$ inputs are latched in the Output Enable Latch.

## Device Reset State

When the CYP15G0401TB is reset by assertion of TRSTZ, the Transmit Enable Latches are cleared, and the BIST Enable Latch is preset. In this state, all transmit channels are disabled, and BIST is disabled on all channels.

Following a device reset, it is necessary to enable the transmit channels used for normal operation. This can be done by sequencing the appropriate values on the $\operatorname{BOE}[7: 0]$ inputs while the OELE signal is raised and lowered. For systems that do not require dynamic control of power, or want the device to power up in a fixed configuration, it is also possible to strap the OELE control signal HIGH to permanently enable its associated latches. Connection of the associated BOE[7:0] signals to a stable HIGH will then enable the respective transmit channels as soon as the TRSTZ signal is deasserted.

## JTAG Support

The CYP15G0401TB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, only boundary scan is supported. This capability is present only on the LVTTL inputs, LVTTL outputs and the REFCLK $\pm$ clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain.

## JTAG ID

The JTAG device ID for the CYP15G0401TB is '1C800069'x.

## Three-level Select Inputs

Each Three-level select input reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11, respectively.

## Maximum Ratings

(Above which the useful life may be impaired. User guidelines only, not tested.)
Storage Temperature $\qquad$ $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with Power Applied.... $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ Supply Voltage to Ground Potential $\qquad$ -0.5 V to +3.8 V
DC Voltage Applied to LVTTL Outputs
in High-Z State $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$
Output Current into LVTTL Outputs (LOW) $\qquad$ .60 mA

DC Input Voltage $\qquad$ -0.5 V to $\mathrm{V}_{\mathrm{CC}}+0.5 \mathrm{~V}$

Static Discharge Voltage......................................... > 2000 V (per MIL-STD-883, Method 3015)
Latch-up Current
$>200 \mathrm{~mA}$

## Power-up Requirements

The CYP15G0401TB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up

## Operating Range

| Range | Ambient Temperature | $\mathbf{V}_{\mathbf{C C}}$ |
| :--- | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $+3.3 \mathrm{~V} \pm 5 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $+3.3 \mathrm{~V} \pm 5 \%$ |

CYP15G0401TB DC Electrical Characteristics Over the Operating Range

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVTTL-compatible Outputs |  |  |  |  |  |
| $\mathrm{V}_{\text {OHT }}$ | Output HIGH Voltage | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=$ Min. | 2.4 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {OLT }}$ | Output LOW Voltage | $\mathrm{I}_{\mathrm{OL}}=4 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{Min}$. | 0 | 0.4 | V |
| IOST | Output Short Circuit Current | $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}^{[9]}$ | -20 | -100 | mA |
| lozl | High-Z Output Leakage Current |  | -20 | 20 | $\mu \mathrm{A}$ |
| LVTTL-compatible Inputs |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IHT}}$ | Input HIGH Voltage |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {ILT }}$ | Input LOW Voltage |  | -0.5 | 0.8 | V |
| ${ }^{1} \mathrm{IHT}$ | Input HIGH Current | REFCLK Input, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | 1.5 | mA |
|  |  | Other Inputs, $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | +40 | $\mu \mathrm{A}$ |
| IILT | Input LOW Current | REFCLK Input, $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  | -1.5 | mA |
|  |  | Other Inputs, $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  | -40 | $\mu \mathrm{A}$ |
| $1_{\text {IHPDT }}$ | Input HIGH Current with internal pull-down | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}}$ |  | +200 | $\mu \mathrm{A}$ |
| IILPUT | Input LOW Current with internal pull-up | $\mathrm{V}_{\text {IN }}=0.0 \mathrm{~V}$ |  | -200 | $\mu \mathrm{A}$ |
| LVDIFF Inputs: REFCLK $\pm$ |  |  |  |  |  |
| $\mathrm{V}_{\text {DIFF }}{ }^{[10]}$ | Input Differential Voltage |  | 400 | $\mathrm{V}_{\mathrm{CC}}$ | mV |
| $\mathrm{V}_{\text {IHHP }}$ | Highest Input HIGH Voltage |  | 1.2 | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {ILLP }}$ | Lowest Input LOW voltage |  | 0.0 | $\mathrm{V}_{\mathrm{CC} / 2}$ | V |
| $\mathrm{V}_{\text {COMREF }}{ }^{[11]}$ | Common Mode Range |  | 1.0 | $\mathrm{V}_{\mathrm{CC}}-1.2 \mathrm{~V}$ | V |
| Three-level Inputs |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IHH}}$ | Three-level Input HIGH Voltage | Min. $\leq \mathrm{V}_{\mathrm{CC}} \leq$ Max. | 0.87 * $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\text {IMM }}$ | Three-level Input MID Voltage | Min. $\leq \mathrm{V}_{\mathrm{CC}} \leq$ Max. | 0.47 * $\mathrm{V}_{\mathrm{CC}}$ | 0.53 * $V_{\text {CC }}$ | V |
| $\mathrm{V}_{\text {ILL }}$ | Three-level Input LOW Voltage | Min. $\leq \mathrm{V}_{\text {CC }} \leq$ Max. | 0.0 | 0.13 * $\mathrm{V}_{\mathrm{CC}}$ | V |
| IIHH | Input HIGH Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  | 200 | $\mu \mathrm{A}$ |
| IIMM | Input MID current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\mathrm{CC}} / 2$ | -50 | 50 | $\mu \mathrm{A}$ |
| IILL | Input LOW current | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  | -200 | $\mu \mathrm{A}$ |
| Differential CML Serial Outputs: OUTA1 $\pm$, OUTA2 $\pm$, OUTB1 $\pm$, OUTB2 $\pm$, OUTC1 $\pm$, OUTC2 $\pm$, OUTD1 $\pm$, OUTD2 $\pm$ |  |  |  |  |  |
| $\mathrm{V}_{\text {OHC }}$ | Output HIGH Voltage ( $\mathrm{V}_{\mathrm{Cc}}$ referenced) | $100 \Omega$ differential load | $\mathrm{V}_{\mathrm{CC}}-0.5$ | $V_{C C}-0.2$ | V |
|  |  | $150 \Omega$ differential load | $\mathrm{V}_{\mathrm{CC}}-0.5$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ | V |

## Notes:

9. Tested one output at a time, output shorted for less than one second, less than $10 \%$ duty cycle.
10. This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the true $(+)$ input is more positive than the complement ( - ) input. A logic-0 exists when the complement ( - ) input is more positive than true (+) input.
11. The common mode range defines the allowable range of REFCLK+ and REFCLK - when REFCLK+ = REFCLK-. This marks the zero-crossing between the true and complement inputs as the signal switches between a logic-1 and a logic-0.

CYP15G0401TB DC Electrical Characteristics Over the Operating Range (continued)

| Parameter | Description | Test Conditions | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| V ${ }_{\text {OLC }}$ | Output LOW Voltage ( $\mathrm{V}_{\text {CC }}$ referenced) | $100 \Omega$ differential load | $\mathrm{V}_{\mathrm{CC}}-1.4$ | $\mathrm{V}_{C C}-0.7$ | V |
|  |  | $150 \Omega$ differential load | $\mathrm{V}_{\mathrm{CC}}-1.4$ | $\mathrm{V}_{C C}-0.7$ | V |
| $\mathrm{V}_{\text {ODIF }}$ | Output Differential Voltage \|(OUT+) - (OUT-)| | $100 \Omega$ differential load | 450 | 900 | mV |
|  |  | $150 \Omega$ differential load | 560 | 1000 | mV |

## Power Supply

| Parameter | Description | Test Conditions | Typ. ${ }^{12]}$ | Max. ${ }^{[13]}$ | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {CCC }}$ | Power Supply Current REFCLK = Max. | Commercial | 610 | 770 | mA |
|  |  | Industrial |  | 820 | mA |
| ${ }^{\text {cc }}$ | Power Supply Current REFCLK = 125 MHz | Commercial | 590 | 750 | mA |
|  |  | Industrial |  | 800 | mA |

## Test Loads and Waveforms


(b) CML Output Test Load

## CYP15G0401TB AC Characteristics Over the Operating Range

| Parameter | Description | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: |
| CYP15G0401TB Transmitter LVTTL Switching Characteristics Over the Operating Range |  |  |  |  |
| $\mathrm{f}_{\text {TS }}$ | TXCLKx Clock Frequency | 19.5 | 150 | MHz |
| $\mathrm{t}_{\text {TXCLK }}$ | TXCLKx Period | 6.66 | 51.28 | ns |
| $\mathrm{t}_{\text {TXCLKH }}{ }^{[16]}$ | TXCLKx HIGH Time | 2.2 |  | ns |
| $\mathrm{t}_{\text {TXCLKL }}{ }^{16]}$ | TXCLKx LOW Time | 2.2 |  | ns |
| $\mathrm{t}_{\text {TXCLKR }}{ }^{[16,17,18]}$ | TXCLKx Rise Time | 0.2 | 1.7 | ns |
| $\mathrm{t}_{\text {TXCLKF }}{ }^{[16,17,18]}$ | TXCLKx Fall Time | 0.2 | 1.7 | ns |
| $\mathrm{t}_{\text {TXDS }}$ | Transmit Data Set-Up Time to TXCLKx (TXCKSEL $=$ LOW) | 1.7 |  | ns |
| $\mathrm{t}_{\text {TXDH }}$ | Transmit Data Hold Time from TXCLKx $\uparrow$ (TXCKSEL $\neq$ LOW) | 0.8 |  | ns |
| $\mathrm{f}_{\text {TOS }}$ | TXCLKO Clock Frequency $=1 \times$ or $2 \times$ REFCLK Frequency | 20 | 150 | MHz |
| $\mathrm{t}_{\text {TXCLKO }}$ | TXCLKO Period | 6.66 | 51.28 | ns |

Notes:
12. Maximum $\mathrm{I}_{\mathrm{CC}}$ is measured with $\mathrm{V}_{\mathrm{CC}}=\mathrm{MAX}$, with all TX channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern to the associated remote receive channel, and outputs unloaded.
13. Typical $I_{C C}$ is measured under similar conditions except with $V_{C C}=3.3 V, T_{A}=25^{\circ} \mathrm{C}$, with all TX channels enabled and one Serial Line Driver per transmit channel sending a continuous alternating 01 pattern to the associated remote receive channel. The redundant outputs on each channel are powered down and the parallel outputs are unloaded.
14. Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only. 5-pF differential load reflects tester capacitance, and is recommended at low data rates only.
15. The LVTTL switching threshold is 1.4 V . All timing references are made relative to the point where the signal edges crosses the threshold voltage.
16. Tested initially and after any design or process changes that may affect these parameters, but not $100 \%$ tested.
17. The ratio of rise time to falling time must not vary by greater than $2: 1$.
18. For a given operating frequency, neither rise or fall specification can be greater than $20 \%$ of the clock-cycle period or the data sheet maximum time.

CYP15G0401TB AC Characteristics Over the Operating Range (continued)

| Parameter | Description | Min. | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{t}_{\text {TXCLKOD }}$ | TXCLKO+ Duty Cycle with 60\% HIGH time | -1.0 | +0.5 | ns |
| $\mathrm{t}_{\text {TXCLKOD- }}$ | TXCLKO- Duty Cycle with 40\% HIGH time | -0.5 | +1.0 | ns |

CYP15G0401TB REFCLK Switching Characteristics Over the Operating Range

| $\mathrm{f}_{\text {REF }}{ }^{[19]}$ | REFCLK Clock Frequency | 19.5 | 150 | MHz |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\text {REFCLK }}$ | REFCLK Period | 6.66 | 51.28 | ns |
| $\mathrm{t}_{\text {REFH }}$ | REFCLK HIGH Time (TXRATE = HIGH) | 5.9 |  | ns |
|  | REFCLK HIGH Time (TXRATE = LOW) | $2.9{ }^{[16]}$ |  | ns |
| $\mathrm{t}_{\text {REFL }}$ | REFCLK LOW Time (TXRATE = HIGH) | 5.9 |  | ns |
|  | REFCLK LOW Time (TXRATE = LOW) | $2.9{ }^{[16]}$ |  | ns |
| $\mathrm{t}_{\text {REFD }}{ }^{[20]}$ | REFCLK Duty Cycle | 30 | 70 | \% |
| $\mathrm{t}_{\mathrm{REFR}}{ }^{[16,17,18]}$ | REFCLK Rise Time ( $20 \%$ - 80\%) |  | 2 | ns |
| $\mathrm{t}_{\text {REFF }}{ }^{[16,17,18]}$ | REFCLK Fall Time (20\% - 80\%) |  | 2 | ns |
| $\mathrm{t}_{\text {TREFDS }}$ | Transmit Data Setup Time to REFCLK (TXCKSEL = LOW) | 1.7 |  | ns |
| $\mathrm{t}_{\text {TREFD }}$ | Transmit Data Hold Time from REFCLK (TXCKSEL = LOW) | 0.8 |  | ns |


| CYP15G0401TB Transmit Serial Outputs and TX PLL Characteristics Over the Operating Range |  |  |  |  |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| Parameter | Description | Condition | Min. | Max. | Unit |  |
| $\mathrm{t}_{\mathrm{B}}$ | Bit Time |  | 5100 | 649 | ps |  |
| $\mathrm{t}_{\text {RISE }}{ }^{[16]}$ | CML Output Rise Time 20\% - 80\% (CML Test | Load) | SPDSEL = HIGH | 60 | 270 |  |

Capacitance ${ }^{[16]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :--- | :---: | :---: |
| $\mathrm{C}_{\text {INTTL }}$ | TTL Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{0}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 7 | pF |
| $\mathrm{C}_{\text {INPECL }}$ | PECL input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{0}=1 \mathrm{MHz}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | 4 | pF |

## Notes:

19. While transmitting to a remote HOTLink II receiver the frequency difference between the transmitter and receiver reference clocks must be within $\pm 1500-\mathrm{PPM}$. While transmitting to an unknown remote receiver compliant to a particular standard, the stability of the crystal needs to be within the limits specified by the appropriate standard. For example, to be IEEE $802.3 z$ Gigabit Ethernet compliant, the frequency stability of the crystal needs to be within $\pm 100$ PPM.
20. The duty cycle specification is a simultaneous condition with the $t_{\text {REFH }}$ and $t_{\text {REFL }}$ parameters. This means that at faster character rates the REFCLK duty cycle cannot be as large as 30\%-70\%.
21. While sending continuous K28.5s, outputs loaded to a balanced $100 \Omega$ load, measured at the cross point of differential outputs, over the operating range.
22. While sending continuous K28.7s, after 100,000 samples measured at the cross point of differential outputs, time referenced to REFCLK input, over the operating range.
23. Total jitter is calculated at an assumed BER of $1 E-12$. Hence: total jitter $\left(\mathrm{t}_{\mathrm{J}}\right)=\left(\mathrm{t}_{\mathrm{RJ}} * 14\right)+\mathrm{t}_{\mathrm{DJ}}$.
24. Also meets all Jitter Generation requirements as specified by OBSAI RP3, CPRI, ESCON, FICON, Fibre Channel and DVB-ASI.

## CYP15G0401TB HOTLink II Transmitter Switching Waveforms



## Notes:

25. When REFCLK is configured for half-rate operation (TXRATE = HIGH) and data is captured using REFCLK instead of a TXCLKx clock (TXCKSEL = LOW), data is captured using both the rising and falling edges of REFCLK.
26. The TXCLKO output is at twice the rate of REFCLK when TXRATE $=$ HIGH and same rate as REFCLK when TXRATE $=$ LOW. TXCLKO does not follow the duty cycle of REFCLK.
27. The rising edge of TXCLKO output has no direct phase relationship to the REFCLK input.

CYP15G0401TB HOTLink II Transmitter Switching Waveforms (continued)
Transmit Interface
TXCLKO Timing
TXCKSEL = LOW
TXRATE = LOW

Table 10.Package Coordinate Signal Allocation

| Ball ID | Signal Name | Signal Type | $\begin{aligned} & \text { Ball } \\ & \text { ID } \end{aligned}$ | Signal Name | Signal Type | Ball ID | Signal Name | Signal Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A01 | N/C | NO CONNECT | C04 | VCC | POWER | E19 | VCC | POWER |
| A02 | OUTC1- | CML OUT | C05 | VCC | POWER | E20 | VCC | POWER |
| A03 | N/C | NO CONNECT | C06 | PARCTL | 3-LEVEL SEL | F01 | TXPERC | LVTTL OUT |
| A04 | OUTC2- | CML OUT | C07 | N/C | NO CONNECT | F02 | TXOPC | LVTTL IN PU |
| A05 | VCC | POWER | C08 | GND | GROUND | F03 | TXDC[0] | LVTTL IN |
| A06 | N/C | NO CONNECT | C09 | BOE[7] | LVTTL IN PU | F04 | N/C | NO CONNECT |
| A07 | OUTD1- | CML OUT | C10 | BOE[5] | LVTTL IN PU | F17 | BISTLE | LVTTL IN PU |
| A08 | GND | GROUND | C11 | BOE[3] | LVTTL IN PU | F18 | N/C | NO CONNECT |
| A09 | GND | GROUND | C12 | BOE[1] | LVTTL IN PU | F19 | N/C | NO CONNECT |
| A10 | OUTD2- | CML OUT | C13 | GND | GROUND | F20 | N/C | NO CONNECT |
| A11 | GND | GROUND | C14 | TXMODE[0] | 3-LEVEL SEL | G01 | TXDC[7] | LVTTL IN |
| A12 | OUTA1- | CML OUT | C15 | GND | GROUND | G02 | TXCKSEL | 3-LEVEL SEL |
| A13 | GND | GROUND | C16 | VCC | POWER | G03 | TXDC[4] | LVTTL IN |
| A14 | N/C | NO CONNECT | C17 | TXRATE | LVTTL IN PD | G04 | TXDC[1] | LVTTL IN |
| A15 | OUTA2- | CML OUT | C18 | GND | GROUND | G17 | GND | GROUND |
| A16 | VCC | POWER | C19 | GND | GROUND | G18 | OELE | LVTTL IN PU |
| A17 | N/C | NO CONNECT | C20 | TDO | LVTTL 3-S OUT | G19 | N/C | NO CONNECT |
| A18 | OUTB1- | CML OUT | D01 | TCLK | LVTTL IN PD | G20 | N/C | NO CONNECT |
| A19 | N/C | NO CONNECT | D02 | $\overline{\text { TRSTZ }}$ | LVTTL IN PU | H01 | GND | GROUND |
| A20 | OUTB2- | CML OUT | D03 | VCC | POWER | H02 | GND | GROUND |
| B01 | VCC | POWER | D04 | VCC | POWER | H03 | GND | GROUND |
| B02 | OUTC1+ | CML OUT | D05 | VCC | POWER | H04 | GND | GROUND |
| B03 | VCC | POWER | D06 | VCC | POWER | H17 | GND | GROUND |
| B04 | OUTC2+ | CML OUT | D07 | SPDSEL | 3-LEVEL SEL | H18 | GND | GROUND |
| B05 | VCC | POWER | D08 | GND | GROUND | H19 | GND | GROUND |
| B06 | VCC | POWER | D09 | BOE[6] | LVTTL IN PU | H20 | GND | GROUND |
| B07 | OUTD1+ | CML OUT | D10 | BOE[4] | LVTTL IN PU | J01 | TXCTC[1] | LVTTL IN |
| B08 | GND | GROUND | D11 | BOE[2] | LVTTL IN PU | J02 | TXDC[5] | LVTTL IN |
| B09 | N/C | NO CONNECT | D12 | BOE[0] | LVTTL IN PU | J03 | TXDC[2] | LVTTL IN |
| B10 | OUTD2+ | CML OUT | D13 | GND | GROUND | J04 | TXDC[3] | LVTTL IN |
| B11 | N/C | NO CONNECT | D14 | TXMODE[1] | 3-LEVEL SEL | J17 | N/C | NO CONNECT |
| B12 | OUTA1+ | CML OUT | D15 | GND | GROUND | J18 | N/C | NO CONNECT |
| B13 | GND | GROUND | D16 | VCC | POWER | J19 | N/C | NO CONNECT |
| B14 | GND | GROUND | D17 | VCC | POWER | J20 | N/C | NO CONNECT |
| B15 | OUTA2+ | CML OUT | D18 | GND | GROUND | K01 | N/C | NO CONNECT |
| B16 | VCC | POWER | D19 | N/C | NO CONNECT | K02 | N/C | NO CONNECT |
| B17 | VCC | POWER | D20 | N/C | NO CONNECT | K03 | TXCTC[0] | LVTTL IN |
| B18 | OUTB1+ | CML OUT | E01 | VCC | POWER | K04 | N/C | NO CONNECT |
| B19 | GND | GROUND | E02 | VCC | POWER | K17 | N/C | NO CONNECT |
| B20 | OUTB2+ | CML OUT | E03 | VCC | POWER | K18 | N/C | NO CONNECT |
| C01 | TDI | LVTTL IN PU | E04 | VCC | POWER | K19 | N/C | NO CONNECT |
| C02 | TMS | LVTTL IN PU | E17 | VCC | POWER | K20 | N/C | NO CONNECT |
| C03 | VCC | POWER | E18 | VCC | POWER | L01 | N/C | NO CONNECT |

Table 10.Package Coordinate Signal Allocation (continued)

| Ball ID | Signal Name | Signal Type | Ball ID | Signal Name | Signal Type | Ball ID | Signal Name | Signal Type |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L02 | N/C | NO CONNECT | T17 | VCC | POWER | V20 | N/C | NO CONNECT |
| L03 | TXCLKC | LVTTL IN PD | T18 | VCC | POWER | W01 | TXDD[5] | LVTTL IN |
| L04 | TXDC[6] | LVTTL IN | T19 | VCC | POWER | W02 | TXDD[7] | LVTTL IN |
| L17 | N/C | NO CONNECT | T20 | VCC | POWER | W03 | N/C | NO CONNECT |
| L18 | N/C | NO CONNECT | U01 | TXDD[0] | LVTTL IN | W04 | N/C | NO CONNECT |
| L19 | N/C | NO CONNECT | U02 | TXDD[1] | LVTTL IN | W05 | VCC | POWER |
| L20 | TXDB[6] | LVTTL IN | U03 | TXDD[2] | LVTTL IN | W06 | N/C | NO CONNECT |
| M01 | N/C | NO CONNECT | U04 | TXCTD[1] | LVTTL IN | W07 | N/C | NO CONNECT |
| M02 | N/C | NO CONNECT | U05 | VCC | POWER | W08 | GND | GROUND |
| M03 | N/C | NO CONNECT | U06 | N/C | NO CONNECT | W09 | TXCLKO- | LVTTL OUT |
| M04 | N/C | NO CONNECT | U07 | N/C | NO CONNECT | W10 | $\overline{\text { TXRST }}$ | LVTTL IN PU |
| M17 | TXCTB[1] | LVTTL IN | U08 | GND | GROUND | W11 | TXOPA | LVTTL IN PU |
| M18 | TXCTB[0] | LVTTL IN | U09 | N/C | NO CONNECT | W12 | SCSEL | LVTTL IN PD |
| M19 | TXDB[7] | LVTTL IN | U10 | N/C | NO CONNECT | W13 | GND | GROUND |
| M20 | TXCLKB | LVTTL IN PD | U11 | REFCLK- | PECL IN | W14 | TXDA[2] | LVTTL IN |
| N01 | GND | GROUND | U12 | TXDA[1] | LVTTL IN | W15 | TXDA[6] | LVTTL IN |
| N02 | GND | GROUND | U13 | GND | GROUND | W16 | VCC | POWER |
| N03 | GND | GROUND | U14 | TXDA[4] | LVTTL IN | W17 | N/C | NO CONNECT |
| N04 | GND | GROUND | U15 | TXCTA[0] | LVTTL IN | W18 | N/C | NO CONNECT |
| N17 | GND | GROUND | U16 | VCC | POWER | W19 | N/C | NO CONNECT |
| N18 | GND | GROUND | U17 | N/C | NO CONNECT | W20 | N/C | NO CONNECT |
| N19 | GND | GROUND | U18 | N/C | NO CONNECT | Y01 | TXDD[6] | LVTTL IN |
| N20 | GND | GROUND | U19 | N/C | NO CONNECT | Y02 | TXCLKD | LVTTL IN |
| P01 | N/C | NO CONNECT | U20 | N/C | NO CONNECT | Y03 | N/C | NO CONNECT |
| P02 | N/C | NO CONNECT | V01 | TXDD[3] | LVTTL IN | Y04 | N/C | NO CONNECT |
| P03 | N/C | NO CONNECT | V02 | TXDD[4] | LVTTL IN | Y05 | VCC | POWER |
| P04 | N/C | NO CONNECT | V03 | TXCTD[0] | LVTTL IN | Y06 | N/C | NO CONNECT |
| P17 | TXDB[5] | LVTTL IN | V04 | N/C | NO CONNECT | Y07 | N/C | NO CONNECT |
| P18 | TXDB[4] | LVTTL IN | V05 | VCC | POWER | Y08 | GND | GROUND |
| P19 | TXDB[3] | LVTTL IN | V06 | N/C | NO CONNECT | Y09 | TXCLKO+ | LVTTL OUT |
| P20 | TXDB[2] | LVTTL IN | V07 | N/C | NO CONNECT | Y10 | N/C | NO CONNECT |
| R01 | N/C | NO CONNECT | V08 | GND | GROUND | Y11 | TXCLKA | LVTTL IN PD |
| R02 | N/C | NO CONNECT | V09 | N/C | NO CONNECT | Y12 | TXPERA | LVTTL OUT |
| R03 | TXPERD | LVTTL OUT | V10 | N/C | NO CONNECT | Y13 | GND | GROUND |
| R04 | TXOPD | LVTTL IN PU | V11 | REFCLK+ | PECL IN | Y14 | TXDA[0] | LVTTL IN |
| R17 | TXDB[1] | LVTTL IN | V12 | N/C | NO CONNECT | Y15 | TXDA[5] | LVTTL IN |
| R18 | TXDB[0] | LVTTL IN | V13 | GND | GROUND | Y16 | VCC | POWER |
| R19 | TXOPB | LVTTL IN PU | V14 | TXDA[3] | LVTTL IN | Y17 | TXCTA[1] | LVTTL IN |
| R20 | TXPERB | LVTTL OUT | V15 | TXDA[7] | LVTTL IN | Y18 | N/C | NO CONNECT |
| T01 | VCC | POWER | V16 | VCC | POWER | Y19 | N/C | NO CONNECT |
| T02 | VCC | POWER | V17 | N/C | NO CONNECT | Y20 | N/C | NO CONNECT |
| T03 | VCC | POWER | V18 | N/C | NO CONNECT |  |  |  |
| T04 | VCC | POWER | V19 | N/C | NO CONNECT |  |  |  |

## X3.230 Codes and Notation Conventions

Information to be transmitted over a serial link is encoded eight bits at a time into a 10-bit Transmission Character and then sent serially, bit by bit. Information received over a serial link is collected ten bits at a time, and those Transmission Characters that are used for data characters are decoded into the correct eight-bit codes. The 10-bit Transmission Code supports all 256 eight-bit combinations. Some of the remaining Transmission Characters (Special Characters) are used for functions other than data transmission.
The primary use of a Transmission Code is to improve the transmission characteristics of a serial link. The encoding defined by the Transmission Code ensures that sufficient transitions are present in the serial bit stream to make clock recovery possible at the Receiver. Such encoding also greatly increases the likelihood of detecting any single or multiple bit errors that may occur during transmission and reception of information. In addition, some Special Characters of the Transmission Code selected by Fibre Channel Standard contain a distinct and easily recognizable bit pattern that assists the receiver in achieving character alignment on the incoming bit stream.

## Notation Conventions

The documentation for the $8 \mathrm{~B} / 10 \mathrm{~B}$ Transmission Code uses letter notation for the bits in an eight-bit byte. Fibre Channel Standard notation uses a bit notation of A, B, C, D, E, F, G, H for the eight-bit byte for the raw eight-bit data, and the letters $\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d}, \mathrm{e}, \mathrm{i}, \mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{j}$ for encoded 10 -bit data. There is a correspondence between bit A and bit $\mathrm{a}, \mathrm{B}$ and $\mathrm{b}, \mathrm{C}$ and $\mathrm{c}, \mathrm{D}$ and $\mathrm{d}, \mathrm{E}$ and $\mathrm{e}, \mathrm{F}$ and $\mathrm{f}, \mathrm{G}$ and g , and H and h . Bits i and j are derived, respectively, from ( $A, B, C, D, E$ ) and ( $F, G, H$ ).
The bit labeled $A$ in the description of the $8 B / 10 B$ Transmission Code corresponds to bit 0 in the numbering scheme of the FC-2 specification, B corresponds to bit 1, as shown below. FC-2 bit designation- $\begin{array}{llllllll}7 & 6 & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ HOTLink D/Q designation-7 $6 \times \begin{array}{lllllll} & 5 & 4 & 3 & 2 & 1 & 0\end{array}$ 8B/10B bit designation-H G F E D C B A
To clarify this correspondence, the following example shows the conversion from an FC-2 Valid Data Byte to a Transmission Character.

$$
\begin{array}{llll}
\text { FC-2 } & 45 \mathrm{H} \\
& \text { Bits: } & \frac{7654}{0100} & \frac{3210}{0101}
\end{array}
$$

Converted to 8B/10B notation, note that the order of bits has been reversed):

$$
\begin{aligned}
& \text { Data Byte Name D5.2 } \\
& \text { Bits: ABCDE FGH } \\
& 10100010
\end{aligned}
$$

Translated to a transmission Character in the 8B/10B Transmission Code:

$$
\text { Bits: } \frac{\text { abcdei }}{101001} \frac{\text { fghj }}{0101}
$$

Each valid Transmission Character of the 8B/10B Transmission Code has been given a name using the following convention: cxx.y, where c is used to show whether the Transmission Character is a Data Character ( c is set to D , and SC/D $=$ LOW) or a Special Character ( c is set to K , and SC/D $=\mathrm{HIGH}$ ). When $c$ is set to $D, x x$ is the decimal value of the binary number
composed of the bits $\mathrm{E}, \mathrm{D}, \mathrm{C}, \mathrm{B}$, and A in that order, and the y is the decimal value of the binary number composed of the bits $\mathrm{H}, \mathrm{G}$, and F in that order. When c is set to $\mathrm{K}, \mathrm{xx}$ and y are derived by comparing the encoded bit patterns of the Special Character to those patterns derived from encoded Valid Data bytes and selecting the names of the patterns most similar to the encoded bit patterns of the Special Character.
Under the above conventions, the Transmission Character used for the examples above, is referred to by the name D5.2. The Special Character K29.7 is so named because the first six bits (abcdei) of this character make up a bit pattern similar to that resulting from the encoding of the unencoded 11101 pattern (29), and because the second four bits (fghj) make up a bit pattern similar to that resulting from the encoding of the unencoded 111 pattern (7). This definition of the 10-bit Transmission Code is based on the following references.
A.X. Widmer and P.A. Franaszek. "A DC-Balanced, Parti-tioned-Block, 8B/10B Transmission Code" IBM Journal of Research and Development, 27, No. 5: 440-451 (September, 1983).
U.S. Patent 4,486,739. Peter A. Franaszek and Albert X. Widmer. "Byte-Oriented DC Balanced (0.4) 8B/10B Partitioned Block Transmission Code" (December 4, 1984).
Fibre Channel Physical and Signaling Interface (ANS X3.230-1994 ANSI FC-PH Standard).
IBM Enterprise Systems Architecture/390 ESCON I/O Interface (document number SA22-7202).

## 8B/10B Transmission Code

The following information describes how the tables are used for both generating valid Transmission Characters (encoding) and checking the validity of received Transmission Characters (decoding). It also specifies the ordering rules to be followed when transmitting the bits within a character and the characters within any higher-level constructs specified by a standard.

## Transmission Order

Within the definition of the $8 \mathrm{~B} / 10 \mathrm{~B}$ Transmission Code, the bit positions of the Transmission Characters are labeled $a, b, c$, $\mathrm{d}, \mathrm{e}, \mathrm{i}, \mathrm{f}, \mathrm{g}, \mathrm{h}, \mathrm{j}$. Bit "a" is transmitted first followed by bits b, c, $d, e, i, f, g, h$, and $j$ in that order.
Note that bit $i$ is transmitted between bit $e$ and bit $f$, rather than in alphabetical order.

## Valid and Invalid Transmission Characters

The following tables define the valid Data Characters and valid Special Characters (K characters), respectively. The tables are used for both generating valid Transmission Characters and checking the validity of received Transmission Characters. In the tables, each Valid-Data-byte or Special-Character-code entry has two columns that represent two Transmission Characters. The two columns correspond to the current value of the running disparity. Running disparity is a binary parameter with either a negative (-) or positive (+) value.
After powering on, the Transmitter may assume either a positive or negative value for its initial running disparity. Upon transmission of any Transmission Character, the transmitter will select the proper version of the Transmission Character based on the current running disparity value, and the Trans-
mitter calculates a new value for its running disparity based on the contents of the transmitted character. Special Character codes C1.7 and C2.7 can be used to force the transmission of a specific Special Character with a specific running disparity as required for some special sequences in X3.230.
After powering on, the Receiver may assume either a positive or negative value for its initial running disparity. Upon reception of any Transmission Character, the Receiver decides whether the Transmission Character is valid or invalid according to the following rules and tables and calculates a new value for its Running Disparity based on the contents of the received character.
The following rules for running disparity are used to calculate the new running-disparity value for Transmission Characters that have been transmitted and received.

Running disparity for a Transmission Character is calculated from sub-blocks, where the first six bits (abcdei) form one sub-block and the second four bits (fghj) form the other sub-block. Running disparity at the beginning of the six-bit sub-block is the running disparity at the end of the previous Transmission Character. Running disparity at the beginning of the four-bit sub-block is the running disparity at the end of the six-bit sub-block. Running disparity at the end of the Transmission Character is the running disparity at the end of the four-bit sub-block.
Running disparity for the sub-blocks is calculated as follows:

1. Running disparity at the end of any sub-block is positive if the sub-block contains more ones than zeros. It is also positive at the end of the six-bit sub-block if the six-bit sub-block is 000111, and it is positive at the end of the four-bit sub-block if the four-bit sub-block is 0011.
2. Running disparity at the end of any sub-block is negative if the sub-block contains more zeros than ones. It is also negative at the end of the six-bit sub-block if the six-bit sub-block is 111000 , and it is negative at the end of the six-bit sub-block if the four-bit sub-block is 1100 .
3. Otherwise, running disparity at the end of the sub-block is the same as at the beginning of the sub-block.

## Use of the Tables for Generating Transmission Characters

The appropriate entry in Table 13 for the Valid Data byte or Table 14 for Special Character byte identify which Transmission Character is to be generated. The current value of the Transmitter's running disparity is used to select the Transmission Character from its corresponding column. For each Transmission Character transmitted, a new value of the running disparity is calculated. This new value is used as the Transmitter's current running disparity for the next Valid Data
byte or Special Character byte to be encoded and transmitted. Table 11shows naming notations and examples of valid transmission characters.

## Use of the Tables for Checking the Validity of Received Transmission Characters

The column corresponding to the current value of the Receiver's running disparity is searched for the received Transmission Character. If the received Transmission Character is found in the proper column, then the Transmission Character is valid and the associated Data byte or Special Character code is determined (decoded). If the received Transmission Character is not found in that column, then the Transmission Character is invalid. This is called a code violation. Independent of the Transmission Character's validity, the received Transmission Character is used to calculate a new value of running disparity. The new value is used as the Receiver's current running disparity for the next received Transmission Character.

Table 11.Valid Transmission Characters

| Data |  |  |  |
| :---: | :---: | :---: | :---: |
| Byte Name | $\mathrm{D}_{\text {IN }}$ or Qout |  | Hex Value |
|  | 765 | $\mathbf{4 3 2 1 0}$ |  |
| D0.0 | 000 | 00000 | 00 |
| D1.0 | 000 | 00001 | 01 |
| D2.0 | 000 | 00010 | 02 |
| . | . | . | . |
| . | . | . | . |
| D5.2 | . | . | 45 |
| D30.7 | 111 | 11110 | . |
| D31.7 | 111 | 11111 | FE |
|  |  | FF |  |

Detection of a code violation does not necessarily show that the Transmission Character in which the code violation was detected is in error. Code violations may result from a prior error that altered the running disparity of the bit stream which did not result in a detectable error at the Transmission Character in which the error occurred. Table 11 shows an example of this behavior.

Table 12.Code Violations Resulting from Prior Errors

|  | RD | Character | RD | Character | RD | Character | RD |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transmitted data character | - | D21.1 | - | D10.2 | - | D23.5 | + |
| Transmitted bit stream | - | 1010101001 | - | 0101010101 | - | 1110101010 | + |
| Bit stream after error | - | 1010101011 | + | 0101010101 | + | 1110101010 | + |
| Decoded data character | - | D21.0 | + | D10.2 | + | Code Violation | + |

Table 13.Valid Data Characters (TXCTx[0] = 0)

| Data Byte Name | Bits | Current RD- | Current RD+ | Data Byte Name | Bits | Current RD abcdei fghj | Current RD+ abcdei fghj |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | HGF EDCBA | abcdei fghj | abcdei fghj |  | HGF EDCBA |  |  |
| D0.0 | 00000000 | 1001110100 | 0110001011 | D0.1 | 00100000 | 1001111001 | 0110001001 |
| D1.0 | 00000001 | 0111010100 | 1000101011 | D1.1 | 00100001 | 0111011001 | 1000101001 |
| D2. 0 | 00000010 | 1011010100 | 0100101011 | D2.1 | 00100010 | 1011011001 | 0100101001 |
| D3. 0 | 00000011 | 1100011011 | 1100010100 | D3.1 | 00100011 | 1100011001 | 1100011001 |
| D4.0 | 00000100 | 1101010100 | 0010101011 | D4.1 | 00100100 | 1101011001 | 0010101001 |
| D5. 0 | 00000101 | 1010011011 | 1010010100 | D5.1 | 00100101 | 1010011001 | 1010011001 |
| D6. 0 | 00000110 | 0110011011 | 0110010100 | D6.1 | 00100110 | 0110011001 | 0110011001 |
| D7.0 | 00020111 | 1110001011 | 0001110100 | D7.1 | 00100111 | 1110001001 | 0001111001 |
| D8. 0 | 00001000 | 1110010100 | 0001101011 | D8.1 | 00101000 | 1110011001 | 0001101001 |
| D9.0 | 00001001 | 1001011011 | 1001010100 | D9.1 | 00101001 | 1001011001 | 1001011001 |
| D10.0 | 00001010 | 0101011011 | 0101010100 | D10.1 | 00101010 | 0101011001 | 0101011001 |
| D11.0 | 00001011 | 1101001011 | 1101000100 | D11.1 | 00101011 | 1101001001 | 1101001001 |
| D12.0 | 00001100 | 0011011011 | 0011010100 | D12.1 | 00101100 | 0011011001 | 0011011001 |
| D13.0 | 00001101 | 1011001011 | 1011000100 | D13.1 | 00101101 | 1011001001 | 1011001001 |
| D14.0 | 00001110 | 0111001011 | 0111000100 | D14.1 | 00101110 | 0111001001 | 0111001001 |
| D15.0 | 00001111 | 0101110100 | 1010001011 | D15.1 | 00101111 | 0101111001 | 1010001001 |
| D16.0 | 00010000 | 0110110100 | 1001001011 | D16.1 | 00110000 | 0110111001 | 1001001001 |
| D17.0 | 00010001 | 1000111011 | 1000110100 | D17.1 | 00110001 | 1000111001 | 1000111001 |
| D18.0 | 00010010 | 0100111011 | 0100110100 | D18.1 | 00110010 | 0100111001 | 0100111001 |
| D19.0 | 00010011 | 1100101011 | 1100100100 | D19.1 | 00110011 | 1100101001 | 1100101001 |
| D20.0 | 00010100 | 0010111011 | 0010110100 | D20.1 | 00110100 | 0010111001 | 0010111001 |
| D21.0 | 00010101 | 1010101011 | 1010100100 | D21.1 | 00110101 | 1010101001 | 1010101001 |
| D22.0 | 00010110 | 0110101011 | 0110100100 | D22.1 | 00110110 | 0110101001 | 0110101001 |
| D23.0 | 00010111 | 1110100100 | 0001011011 | D23.1 | 00110111 | 1110101001 | 0001011001 |
| D24.0 | 00011000 | 1100110100 | 0011001011 | D24.1 | 00111000 | 1100111001 | 0011001001 |
| D25.0 | 00011001 | 1001101011 | 1001100100 | D25.1 | 00111001 | 1001101001 | 1001101001 |
| D26.0 | 00011010 | 0101101011 | 0101100100 | D26.1 | 00111010 | 0101101001 | 0101101001 |
| D27.0 | 00011011 | 1101100100 | 0010011011 | D27.1 | 00111011 | 1101101001 | 0010011001 |
| D28.0 | 00011100 | 0011101011 | 0011100100 | D28.1 | 00111100 | 0011101001 | 0011101001 |
| D29.0 | 00011101 | 1011100100 | 0100011011 | D29.1 | 00111101 | 1011101001 | 0100011001 |
| D30.0 | 00011110 | 0111100100 | 1000011011 | D30.1 | 00111110 | 0111101001 | 1000011001 |
| D31.0 | 00011111 | 1010110100 | 0101001011 | D31.1 | 00111111 | 1010111001 | 0101001001 |

Table 13.Valid Data Characters $(T X C T x[0]=0)$ (continued)

| Data | Bits | Current RD- | Current RD+ |  | Bits | Current RD- | Current RD+ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | HGF EDCBA | abcdei fghj | abcdei fghj | Name | HGF EDCBA | abcdei fghj | abcdei fghj |
| D0. 2 | 01000000 | 1001110101 | 0110000101 | D0. 3 | 01100000 | 1001110011 | 0110001100 |
| D1. 2 | 01000001 | 0111010101 | 1000100101 | D1. 3 | 01100001 | 0111010011 | 1000101100 |
| D2. 2 | 01000010 | 1011010101 | 0100100101 | D2. 3 | 01100010 | 1011010011 | 0100101100 |
| D3. 2 | 01000011 | 1100010101 | 1100010101 | D3. 3 | 01100011 | 1100011100 | 1100010011 |
| D4. 2 | 01000100 | 1101010101 | 0010100101 | D4. 3 | 01100100 | 1101010011 | 0010101100 |
| D5. 2 | 01000101 | 1010010101 | 1010010101 | D5. 3 | 01100101 | 1010011100 | 1010010011 |
| D6. 2 | 01000110 | 0110010101 | 0110010101 | D6. 3 | 01100110 | 0110011100 | 0110010011 |
| D7. 2 | 01000111 | 1110000101 | 0001110101 | D7. 3 | 01100111 | 1110001100 | 0001110011 |
| D8. 2 | 01001000 | 1110010101 | 0001100101 | D8. 3 | 01101000 | 1110010011 | 0001101100 |
| D9. 2 | 01001001 | 1001010101 | 1001010101 | D9. 3 | 01101001 | 1001011100 | 1001010011 |
| D10. 2 | 01001010 | 0101010101 | 0101010101 | D10.3 | 01101010 | 0101011100 | 0101010011 |
| D11. 2 | 01001011 | 1101000101 | 1101000101 | D11.3 | 01101011 | 1101001100 | 1101000011 |
| D12.2 | 01001100 | 0011010101 | 0011010101 | D12.3 | 01101100 | 0011011100 | 0011010011 |
| D13. 2 | 01001101 | 1011000101 | 1011000101 | D13.3 | 01101101 | 1011001100 | 1011000011 |
| D14.2 | 01001110 | 0111000101 | 0111000101 | D14.3 | 01101110 | 0111001100 | 0111000011 |
| D15.2 | 01001111 | 0101110101 | 1010000101 | D15. 3 | 01101111 | 0101110011 | 1010001100 |
| D16.2 | 01010000 | 0110110101 | 1001000101 | D16.3 | 01110000 | 0110110011 | 1001001100 |
| D17.2 | 01010001 | 1000110101 | 1000110101 | D17.3 | 01110001 | 1000111100 | 1000110011 |
| D18.2 | 01010010 | 0100110101 | 0100110101 | D18.3 | 01110010 | 0100111100 | 0100110011 |
| D19.2 | 01010011 | 1100100101 | 1100100101 | D19.3 | 01110011 | 1100101100 | 1100100011 |
| D20. 2 | 01010100 | 0010110101 | 0010110101 | D20.3 | 01110100 | 0010111100 | 0010110011 |
| D21.2 | 01010101 | 1010100101 | 1010100101 | D21. 3 | 01110101 | 1010101100 | 1010100011 |
| D22.2 | 01010110 | 0110100101 | 0110100101 | D22. 3 | 01110110 | 0110101100 | 0110100011 |
| D23.2 | 01010111 | 1110100101 | 0001010101 | D23.3 | 01110111 | 1110100011 | 0001011100 |
| D24.2 | 01011000 | 1100110101 | 0011000101 | D24.3 | 01111000 | 1100110011 | 0011001100 |
| D25.2 | 01011001 | 1001100101 | 1001100101 | D25. 3 | 01111001 | 1001101100 | 1001100011 |
| D26.2 | 01011010 | 0101100101 | 0101100101 | D26. 3 | 01111010 | 0101101100 | 0101100011 |
| D27.2 | 01011011 | 1101100101 | 0010010101 | D27.3 | 01111011 | 1101100011 | 0010011100 |
| D28.2 | 01011100 | 0011100101 | 0011100101 | D28.3 | 01111100 | 0011101100 | 0011100011 |
| D29.2 | 01011101 | 1011100101 | 0100010101 | D29.3 | 01111101 | 1011100011 | 0100011100 |
| D30. 2 | 01011110 | 0111100101 | 1000010101 | D30.3 | 01111110 | 0111100011 | 1000011100 |
| D31.2 | 01011111 | 1010110101 | 0101000101 | D31. 3 | 01111111 | 1010110011 | 0101001100 |
| D0. 4 | 10000000 | 1001110010 | 0110001101 | D0. 5 | 10100000 | 1001111010 | 0110001010 |

Table 13.Valid Data Characters (TXCTx[0] = 0) (continued)

| Data Byte Name | Bits | Current RD- | Current RD+ |
| :---: | :---: | :---: | :---: |
|  | HGF EDCBA | abcdei fghj | abcdei fghj |
| D1.4 | 10000001 | 0111010010 | 1000101101 |
| D2. 4 | 10000010 | 1011010010 | 0100101101 |
| D3. 4 | 10000011 | 1100011101 | 1100010010 |
| D4. 4 | 10000100 | 1101010010 | 0010101101 |
| D5. 4 | 10000101 | 1010011101 | 1010010010 |
| D6. 4 | 10000110 | 0110011101 | 0110010010 |
| D7.4 | 10000111 | 1110001101 | 0001110010 |
| D8.4 | 10001000 | 1110010010 | 0001101101 |
| D9.4 | 10001001 | 1001011101 | 1001010010 |
| D10.4 | 10001010 | 0101011101 | 0101010010 |
| D11.4 | 10001011 | 1101001101 | 1101000010 |
| D12.4 | 10001100 | 0011011101 | 0011010010 |
| D13.4 | 10001101 | 1011001101 | 1011000010 |
| D14.4 | 10001110 | 0111001101 | 0111000010 |
| D15.4 | 10001111 | 0101110010 | 1010001101 |
| D16.4 | 10010000 | 0110110010 | 1001001101 |
| D17.4 | 10010001 | 1000111101 | 1000110010 |
| D18.4 | 10010010 | 0100111101 | 0100110010 |
| D19.4 | 10010011 | 1100101101 | 1100100010 |
| D20.4 | 10010100 | 0010111101 | 0010110010 |
| D21.4 | 10010101 | 1010101101 | 1010100010 |
| D22.4 | 10010110 | 0110101101 | 0110100010 |
| D23.4 | 10010111 | 1110100010 | 0001011101 |
| D24.4 | 10011000 | 1100110010 | 0011001101 |
| D25.4 | 10011001 | 1001101101 | 1001100010 |
| D26.4 | 10011010 | 0101101101 | 0101100010 |
| D27.4 | 10011011 | 1101100010 | 0010011101 |
| D28.4 | 10011100 | 0011101101 | 0011100010 |
| D29.4 | 10011101 | 1011100010 | 0100011101 |
| D30.4 | 10011110 | 0111100010 | 1000011101 |
| D31.4 | 10011111 | 1010110010 | 0101001101 |


| Data Byte Name | Bits | Current RD- | Current RD+ |
| :---: | :---: | :---: | :---: |
|  | HGF EDCBA | abcdei fghj | abcdei fghj |
| D1. 5 | 10100001 | 0111011010 | 1000101010 |
| D2.5 | 10100010 | 1011011010 | 0100101010 |
| D3. 5 | 10100011 | 1100011010 | 1100011010 |
| D4. 5 | 10100100 | 1101011010 | 0010101010 |
| D5. 5 | 10100101 | 1010011010 | 1010011010 |
| D6. 5 | 10100110 | 0110011010 | 0110011010 |
| D7.5 | 10100111 | 1110001010 | 0001111010 |
| D8.5 | 10101000 | 1110011010 | 0001101010 |
| D9. 5 | 10101001 | 1001011010 | 1001011010 |
| D10.5 | 10101010 | 0101011010 | 0101011010 |
| D11.5 | 10101011 | 1101001010 | 1101001010 |
| D12.5 | 10101100 | 0011011010 | 0011011010 |
| D13.5 | 10101101 | 1011001010 | 1011001010 |
| D14.5 | 10101110 | 0111001010 | 0111001010 |
| D15.5 | 10101111 | 0101111010 | 1010001010 |
| D16.5 | 10110000 | 0110111010 | 1001001010 |
| D17.5 | 10110001 | 1000111010 | 1000111010 |
| D18.5 | 10110010 | 0100111010 | 0100111010 |
| D19.5 | 10110011 | 1100101010 | 1100101010 |
| D20.5 | 10110100 | 0010111010 | 0010111010 |
| D21.5 | 10110101 | 1010101010 | 1010101010 |
| D22.5 | 10110110 | 0110101010 | 0110101010 |
| D23.5 | 10110111 | 1110101010 | 0001011010 |
| D24.5 | 10111000 | 1100111010 | 0011001010 |
| D25.5 | 10111001 | 1001101010 | 1001101010 |
| D26.5 | 10111010 | 0101101010 | 0101101010 |
| D27.5 | 10111011 | 1101101010 | 0010011010 |
| D28.5 | 10111100 | 0011101010 | 0011101010 |
| D29.5 | 10111101 | 1011101010 | 0100011010 |
| D30.5 | 10111110 | 0111101010 | 1000011010 |
| D31.5 | 10111111 | 1010111010 | 0101001010 |

Table 13.Valid Data Characters (TXCTx[0] = 0) (continued)

|  | Bits | Current RD- | Current RD+ |  | Bits | Current RD- | Current RD+ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Name | HGF EDCBA | abcdei fghj | abcdei fghj | Name | HGF EDCBA | abcdei fghj | abcdei fghj |
| D0. 6 | 11000000 | 1001110110 | 0110000110 | D0. 7 | 11100000 | 1001110001 | 0110001110 |
| D1. 6 | 11000001 | 0111010110 | 1000100110 | D1. 7 | 11100001 | 0111010001 | 1000101110 |
| D2. 6 | 11000010 | 1011010110 | 0100100110 | D2. 7 | 11100010 | 1011010001 | 0100101110 |
| D3. 6 | 11000011 | 1100010110 | 1100010110 | D3. 7 | 11100011 | 1100011110 | 1100010001 |
| D4. 6 | 11000100 | 1101010110 | 0010100110 | D4. 7 | 11100100 | 1101010001 | 0010101110 |
| D5. 6 | 11000101 | 1010010110 | 1010010110 | D5. 7 | 11100101 | 1010011110 | 1010010001 |
| D6. 6 | 11000110 | 0110010110 | 0110010110 | D6. 7 | 11100110 | 0110011110 | 0110010001 |
| D7. 6 | 11000111 | 1110000110 | 0001110110 | D7. 7 | 11100111 | 1110001110 | 0001110001 |
| D8. 6 | 11001000 | 1110010110 | 0001100110 | D8. 7 | 11101000 | 1110010001 | 0001101110 |
| D9. 6 | 11001001 | 1001010110 | 1001010110 | D9. 7 | 11101001 | 1001011110 | 1001010001 |
| D10.6 | 11001010 | 0101010110 | 0101010110 | D10. 7 | 11101010 | 0101011110 | 0101010001 |
| D11.6 | 11001011 | 1101000110 | 1101000110 | D11.7 | 11101011 | 1101001110 | 1101001000 |
| D12.6 | 11001100 | 0011010110 | 0011010110 | D12.7 | 11101100 | 0011011110 | 0011010001 |
| D13.6 | 11001101 | 1011000110 | 1011000110 | D13.7 | 11101101 | 1011001110 | 1011001000 |
| D14.6 | 11001110 | 0111000110 | 0111000110 | D14.7 | 11101110 | 0111001110 | 0111001000 |
| D15.6 | 11001111 | 0101110110 | 1010000110 | D15.7 | 11101111 | 0101110001 | 1010001110 |
| D16.6 | 11010000 | 0110110110 | 1001000110 | D16.7 | 11110000 | 0110110001 | 1001001110 |
| D17.6 | 11010001 | 1000110110 | 1000110110 | D17.7 | 11110001 | 1000110111 | 1000110001 |
| D18.6 | 11010010 | 0100110110 | 0100110110 | D18.7 | 11110010 | 0100110111 | 0100110001 |
| D19.6 | 11010011 | 1100100110 | 1100100110 | D19.7 | 11110011 | 1100101110 | 1100100001 |
| D20.6 | 11010100 | 0010110110 | 0010110110 | D20.7 | 11110100 | 0010110111 | 0010110001 |
| D21. 6 | 11010101 | 1010100110 | 1010100110 | D21.7 | 11110101 | 1010101110 | 1010100001 |
| D22.6 | 11010110 | 0110100110 | 0110100110 | D22.7 | 11110110 | 0110101110 | 0110100001 |
| D23.6 | 11010111 | 1110100110 | 0001010110 | D23.7 | 11110111 | 1110100001 | 0001011110 |
| D24.6 | 11011000 | 1100110110 | 0011000110 | D24.7 | 11111000 | 1100110001 | 0011001110 |
| D25.6 | 11011001 | 1001100110 | 1001100110 | D25.7 | 11111001 | 1001101110 | 1001100001 |
| D26.6 | 11011010 | 0101100110 | 0101100110 | D26.7 | 11111010 | 0101101110 | 0101100001 |
| D27.6 | 11011011 | 1101100110 | 0010010110 | D27.7 | 11111011 | 1101100001 | 0010011110 |
| D28.6 | 11011100 | 0011100110 | 0011100110 | D28.7 | 11111100 | 0011101110 | 0011100001 |
| D29.6 | 11011101 | 1011100110 | 0100010110 | D29.7 | 11111101 | 1011100001 | 0100011110 |
| D30.6 | 11011110 | 0111100110 | 1000010110 | D30.7 | 11111110 | 0111100001 | 1000011110 |
| D31.6 | 11011111 | 1010110110 | 0101000110 | D31.7 | 11111111 | 1010110001 | 0101001110 |

Table 14.Valid Special Character Codes and Sequences (TXCTX = special character code) ${ }^{[28,29]}$

| S.C. Code Name | S.C. Byte Name |  |  |  |  |  | Current RDabcdei fghj | Current RD+ abcdei fghj |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Cypress |  |  | Alternate |  |  |  |  |
|  | $\begin{aligned} & \text { S.C. } \\ & \text { Nam } \end{aligned}$ | $\begin{aligned} & \text { Byte } \\ & \text { ee }{ }^{[30]} \end{aligned}$ | $\begin{gathered} \text { Bits } \\ \text { HGF EDCBA } \end{gathered}$ | $\text { S.C. } B$ | te Name | $\begin{gathered} \text { Bits } \\ \text { HGF EDCBA } \end{gathered}$ |  |  |
| K28.0 | C0.0 | (C00) | 00000000 | C28.0 | (C1C) | 00011100 | 0011110100 | 1100001011 |
| K28.1 ${ }^{\text {[31] }}$ | C1.0 | (C01) | 00000001 | C28.1 | (C3C) | 00111100 | 0011111001 | 1100000110 |
| K28.2 ${ }^{\text {[31] }}$ | C2.0 | (C02) | 00000010 | C28.2 | (C5C) | 01011100 | 0011110101 | 1100001010 |
| K28.3 | C3.0 | (C03) | 00000011 | C28.3 | (C7C) | 01111100 | 0011110011 | 1100001100 |
| K28.4 ${ }^{\text {[31] }}$ | C4.0 | (C04) | 00000100 | C28.4 | (C9C) | 10011100 | 0011110010 | 1100001101 |
| K28.5 ${ }^{[31,32]}$ | C5.0 | (C05) | 00000101 | C28.5 | (CBC) | 10111100 | 0011111010 | 1100000101 |
| K28.6 ${ }^{[31]}$ | C6.0 | (C06) | 00000110 | C28.6 | (CDC) | 11011100 | 0011110110 | 1100001001 |
| K28.7 ${ }^{[31,33]}$ | C7.0 | (C07) | 00000111 | C28.7 | (CFC) | 11111100 | 0011111000 | 1100000111 |
| K23.7 | C8.0 | (C08) | 00001000 | C23.7 | (CF7) | 11110111 | 1110101000 | 0001010111 |
| K27.7 | C9.0 | (C09) | 00001001 | C27.7 | (CFB) | 11111011 | 1101101000 | 0010010111 |
| K29.7 | C10.0 | (COA) | 00001010 | C29.7 | (CFD) | 11111101 | 1011101000 | 0100010111 |
| K30.7 | C11.0 | (COB) | 00001011 | C30.7 | (CFE) | 11111110 | 0111101000 | 1000010111 |
| End of Frame Sequence |  |  |  |  |  |  |  |  |
| EOFxx ${ }^{\text {[34] }}$ | C2.1 | (C22) | 00100010 | C2.1 | (C22) | 00100010 | -K28.5, Dn.xxx0 | +K28.5, Dn.xxx1 |
| Code Rule Violation and SVS Tx Pattern |  |  |  |  |  |  |  |  |
| Exception ${ }^{[33,35]}$ | C0.7 | (CE0) | 11100000 | C0.7 | (CE0) | $11100000^{[39]}$ | 1001111000 | 0110000111 |
| -K28.5 ${ }^{[36]}$ | C1.7 | (CE1) | 11100001 | C1.7 | (CE1) | $11100001^{[39]}$ | 0011111010 | 0011111010 |
| +K28.5 ${ }^{[37]}$ | C2.7 | (CE2) | 11100010 | C2.7 | (CE2) | $11100010^{[39]}$ | 1100000101 | 1100000101 |
| Running Disparity Violation Pattern |  |  |  |  |  |  |  |  |
| Exception ${ }^{[38]}$ | C4.7 | (CE4) | 11100100 | C4.7 | (CE4) | $11100100^{[39]}$ | 1101110101 | 0010001010 |

## Notes:

28. All codes not shown are reserved
29. Notation for Special Character Code Name is consistent with Fibre Channel and ESCON naming conventions. Special Character Code Name is intended to describe binary information present on I/O pins. Common usage for the name can either be in the form used for describing Data patterns (i.e., C0.0 through C31.7), or in hex notation (i.e., Cnn where $n n=$ the specified value between 00 and FF).
30. Both the Cypress and alternate encodings may be used for data transmission to generate specific Special Character Codes.
31. These characters are used for control of ESCON interfaces. They can be sent as embedded commands or other markers when not operating using ESCON protocols.
32. The K28.5 character is used for framing operations by the remote receiver. It is also the pad or fill character transmitted to maintain the serial link when no user data is available.
33. Care must be taken when using this Special Character code. When a K28.7(C7.0) or SVS(C0.7) is followed by a D11.x or D20.x, an alias K28.5 sync character is created. These sequences can cause erroneous framing at the remote receiver and should be avoided.
34. C 2.1 = Transmit either -K28.5+ or + K28.5- as determined by Current RD and modify the Transmission Character that follows, by setting its least significant bit to 1 or 0 . If Current RD at the start of the following character is plus (+) the LSB is set to 0 , and if Current RD is minus ( - ) the LSB becomes 1 . This modification allows construction of X3.230 "EOF" frame delimiters wherein the second data byte is determined by the Current RD.
For example, to send "EOFdt" the controller could issue the sequence C2.1-D21.4- D21.4-D21.4, and the HOTLink II Transmitter will send either K28.5-D21.4-D21.4-D21.4 or K28.5-D21.5- D21.4-D21.4 based on Current RD. Likewise to send "EOFdti" the controller could issue the sequence C2.1-D10.4-D21.4-D21.4, and the HOTLink II Transmitter will send either K28.5-D10.4-D21.4- D21.4 or K28.5-D10.5-D21.4- D21.4 based on Current RD The remote receiver will never output this Special Character, since K28.5 is decoded as C5.0, C1.7, or C2.7, and the subsequent bytes are decoded as data.
35. C0.7 = Transmit a deliberate code rule violation. The code chosen for this function follows the normal Running Disparity rules. The remote receiver will only output this Special Character if the Transmission Character being decoded is not found in the tables.
36. C1.7 = Transmit Negative K28.5 (-K28.5+) disregarding Current RD. The remote receiver will only output this Special Character if K28.5 is received with the wrong running disparity. The receiver will output C1.7 if -K28.5 is received with RD+, otherwise K28.5 is decoded as C5.0 or C2.7.
37. C2.7 = Transmit Positive K28.5 (+K28.5-) disregarding Current RD. The receiver will only output this Special Character if K28.5 is received with the wrong running disparity. The receiver will output C2.7 if +K28.5 is received with RD-, otherwise K28.5 is decoded as C5.0 or C1.7
38. C4.7 = Transmit a deliberate code rule violation to indicate a Running Disparity violation. The receiver will only output this Special Character if the Transmission Character being decoded is found in the tables, but Running Disparity does not match. This might indicate that an error occurred in a prior byte
39. Supported only for data transmission. The receive status for these conditions will be reported by specific combinations of receive status bits.

## Ordering Information

| Speed | Ordering Code | Package Name | Package Type | Operating Range |
| :--- | :--- | :---: | :--- | :--- |
| Standard | CYP15G0401TB-BGC | BL256 | 256-ball Thermally Enhanced Ball Grid Array | Commercial |
| Standard | CYP15G0401TB-BGI | BL256 | 256-ball Thermally Enhanced Ball Grid Array | Industrial |
| Standard | CYP15G0401TB-BGXC | BL256 | Pb Free 256-ball Thermally Enhanced Ball Grid <br> Array | Commercial |
| Standard | CYP15G0401TB-BGXI | BL256 | Pb Free 256-ball Thermally Enhanced Ball Grid <br> Array | Industrial |

## Package Diagram

256-Lead L2 Ball Grid Array ( $27 \times 27 \times 1.57 \mathrm{~mm}$ ) BL256


51-85123-*E
HOTLink is a registered trademark, and HOTLink II, and MultiFrame are trademarks, of Cypress Semiconductor. IBM and ESCON are registered trademarks, and FICON is a trademark, of International Business Machines. All product and company names mentioned in this document are the trademarks of their respective holders.

## Document History Page

| Document Title: CYP15G0401TB Quad HOTLink II ${ }^{\text {TM }}$ Transmitter Document Number: 38-02112 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| REV. | $\begin{aligned} & \text { ECN } \\ & \text { No. } \end{aligned}$ | Issue Date | Orig. of Change |  | Description of Change |
| ** | 318023 | See ECN | REV | New Data Sheet |  |

