阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

Panasonic

Panasonic Semiconductor Singapore
A Division of Panasonic Semiconductor Asia Pte Ltd

Company Registration No. 197803125E 22, Ang Mo Kio Industrial Park 2, Singapore 569506. Tel: (65)64818811 Fax: (65)64816486

DOCUMENT COVER PAGE

APPROVED

Note: This cover page establishes the Doc No., Title and current status of the anached Socularent.

Doc No.	SDSC-PSE-AN17808B	Issue Level	Rev	Eff Date
	3D3C-F3E-AN17606B	1	4	28-MAR-05
Doc Title	Product Specifications for AN17808B	Total no. of pages (excluding this page)		14

Revision History

Issue	Rev	Eff Date	S/N	Page	Change Details	Remarks
1	2	4-NOV-04	1	-	Added this cover page.	
			2	7A	Added this page for leadfree specification.	
	3	15-DEC-04	1	7	Removed this page.	
			2	7A	Amended Outer Lead Surface Process &	
					Chip Mounting Method.	
	4	28-MAR-05	1	6	Removed physical product marking indications.	
					1 7 1 3	

Prepared	Gus
Checked	Kennethaw
Approved	2 Eguli

Product Specifications AN17808B



	DOCUMENT
Structure	Silicon Monolithic Bipolar IC
Appearance	SIL-12 Pins Plastic Package (Power-type with Fin)
Application	Low Frequency Amplifier
Function	Dual 5W Audio Power Amplifier, with muting circuit and incorporating protection circuits

A	Absolute Maximum Ratings					
No.	Item	Symbol	Ratings	Unit	Note	
jerosek	Storage Temperature	Tstg	-55 ~ +150	°C	\$1	
2	Operating Ambient Temperature	Topr	-25 ~ +75	°C	1	
3	Operating Ambient Pressure	Popr	$1.013 \times 10^5 \pm 0.61 \times 10^5$	Pa		
4	Operating Constant Acceleration	Gopr	9,810	m/s²		
5	Operating Shock	Sopr	4,900	m/s²		
6	Supply Voltage	Vcc	26.0	V		
	Supply Current	Icc	4.0	A		
8	Power Dissipation	$P_{\mathbf{D}}$	37.5	W	2	

i		***	§
	Operating Supply Voltage	Vec	10.037 24.037
	Operating Supply Voltage	V CC	10.0 V ~ 24.0 V

Note 1) The temperature of all item shall be Ta = 25°C except storage temperature and operating ambient temperature.

2) Ta = 75°C


Eff. Date	Eff. Date	Eff. Date	Eff. Date	
22-OCT-03	21-NOV-03			L

2 1 NOV 2003

Prepared	Caro
Checked	lemethlaw
Approved	Higulia

Product Specifications

AN17808B



21, 11, 03

A	Absolute Maximum Ratings					
No.	Item	Symbol	Ratings	Unit	Note	
personal distribution of the second s	Pin Voltage (2-Pin)	V2	-0.3 ~ +3.0	V	, processing,	
2	Pin Voltage (5-Pin)	V5	-0.3 ~+3.0	V	1	

Note: 1) Do not apply a current or voltage from the external to the terminals not described above. For circuit current, '+' denotes the current flowing into IC and, '-' denotes the current flowing out of IC.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		

Prepared Checked Approved Product Specifications

AN17808B


B-1 Page No.

21, 11, 03 D

В	Electrical Characteristi	cs (Ta= Vcc=	25°C =19V	\pm 2°C, unless otherwise , RL=8 Ω and f=1kHz)	specific	ed,			ALI-CHILATA-CLARESTON DON-
No.	Item	Symbol	Test Cir- cuit	Condition	Min	Limit Typ	Max	Unit	Note
1-00¢	Quiescent Current	Icq	1	Vin=0mV	1495	35	70	mA	
2	Output End Noise Voltage	Vno	W-massed	No Input Rg=10kΩ	del	0.22	0.4	mV	- Венева
3	Voltage Gain	Gv	1	Vin=57mV	32	34	36	dВ	
4	Total Harmonic Distortion	THD	1994	Vin=57mV	7001	0.2	0.4	%	***************************************
5	Maximum Output Power 1	Po1	quessed.	Vcc=19V THD=10%	4.0	5.0	***	W	
6	Maximum Output Power 2	Po2	percet	Vcc=22V THD=10%	5.6	7.0	A44.	W	THE STATE OF
7	Ripple Rejection Ratio	RR	promed	Vr=1Vrms, fr=120Hz, Rg=10kΩ	45	55	1004	dВ	жени полительной
8	Channel Balance	CB	henoral	Vin=57mV	-1.0	0	1.0	dB	THE CONTRACT OF THE CONTRACT O
9	Muting Ratio	MR	The state of the s	Vin=57mV Vmute ≥ 3.0V	65	75	-	dB	
10	Muting Control Voltage	Vmute	America	Vin = 57mV, MR ≥ 65dB	3.0	dia.	366	V	
prosed.	Standby On Voltage	Vstb-on	person	No Input Icc < 0.1mA	444	999	0.4	V	A CONTRACTOR OF THE PROPERTY O
12	Standby Off Voltage	Vstb-off	1	No Input Icc ≥ 17mA	3,0			V	
13	Channel Crosstalk	СТ	josenk	Vin = 57mV $Rg=10kΩ$	50	60	70	dB	

Note 1) For this measurement, use the 20Hz~20kHz (12dB/OCT) filter.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	-
22-ОСТ-03	21-NOV-03			




Product Specifications
AN17808B

APPROVED C-1
EXTERNIA Bage Sout 4
Page No. 4

(Description of Test Circuit and Test Method)
Test Circuit 1

MSCS 21,11,103 DOCUMENT CONTROL



Note: For STB 'OFF', connect to 5V. Mute 'OFF' means 0V.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		

Prepared Gus
Checked Venueth fau
Approved Highlin


Product Specifications

AN17808B



Circuit Function Block Diagram





Pin Descriptions

Pin No.	Pin Name	Pin No.	Pin Name
1	N.C	7	Channel 2 Output
2	Channel 1 Input	8	Mute
3	Ripple Filter	9	Output GND
4	Input GND	10	Vec
5	Channel 2 Input	11	Standby
6	N.C	12	Channel 1 Output

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		

Prepared Lim Fuey Sheen Checked Kenneth Law Approved Yasuo Higuchi

Product Specifications


AN17808B



12-SIL(FP)

Package Name FP-12S

Unit: mm




*4

Eff. Date	Eff. Date	Eff. Date	Eff. Date
28-MAR-05			

Prepared	Lim Fuey Sheen
Checked	Kenneth Law
Approved	Yasuo Higuchi

Product Specifications (Leadfree) AN17808B



(Structure Description)


Chip surface passivation	SiN,	PSG,	Others ()	1
Lead frame material	Fe group,	Cu group,	Others ()	2,6
Inner lead surface process	(Ag plating,	Au plating,	Others ()	2
Outer lead surface process	Solder plating	(98Sn-2Bi), Solder dip,	, Others ()	6
Chip mounting method	Ag paste,	Au-Si alloy, Solder (9	5.5Pb-2.5Ag-2Sn)	**	3
Wire bonding method	Thermalsonic	bonding,	Others ()	4
Wire material	Au,		Others ()	4
Mold material	Epoxy,		Others ()	5
Molding method	Transfer mold	, Multiplunger mold,	Others ()	5
Fin material	Cu group,		Others ()	7

Package FP-12S

*3

*3

**Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (i.e. tin-lead solder alloys containing more than 85% of lead), is exempted until 2010.



*3

Eff. Date	Eff. Date	Eff. Date	Eff. Date
-	-	4-NOV-04	15-DEC-04

Prepared Checked Approved


Product Specifications
(Technical Data)
AN17808B

G-1Page No.

Application Circuit 1


Standby Pin is controlled by microcontroller.





STB 'OFF'	5V
STB 'ON'	0V
Mute 'OFF'	0V
Mute 'ON'	5V

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		



Product Specifications
(Technical Data)
AN17808B


21.11.03

DOCUMENT



Application Circuit 2

Standby Pin is controlled by Vcc.



Mute 'OFF'	0V
Mute 'ON'	5V

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		

Prepared	Gur
Checked	Kennethlaw
Approved	Hzuli

Product Specifications
(Technical Data)

AN17808B

G-2

21.11.03 DOCUMENT

Pin No.	Function	Adjacent Circuitry	Description	DC Bias (V)
2, 5	Ch1, Ch2 Input	5 2 200 400 30k	This is the amplifier input pin.	0V
3	Ripple Filter	30k 3 20k 15k	This is the pin to connect the positive terminal of a ripple filter capacitor.	Vcc-1.5VBE
4	Input GND		Input ground pin.	0V
1,6	Not Connected			

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
22-OCT-03	21-NOV-03	TOTAL AND THE PROPERTY OF THE		

-	Prepared	aio
***************************************	Checked	Kennethlaw
and the second second	Approved	Hisali

Product Specifications
(Technical Data)

AN17808B

APPROVED G-2
EXTERNALSISSUE
Page No. 11

MSCS

21.11.03

DOCUMENT
CONTROL

Pin No.	Function	Adjacent Circuitry	Description	DC Bias (V)
12,	Ch1 and Ch2 Output	Pre Amp Driver Cct 7 12 600 Vcc/2	Ch1 and Ch2 output pin	Vcc/2
8	Mute	3k 3k 3k 4	Mute input pin. Mute 'On' = 5V Mute 'Off' = 0V	
9	Output GND		Ch1 and Ch2 output ground.	0V
10	Vcc		This is the power supply pin.	Typ: 19V

	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		
Eff. Date	Eff. Date	Eff. Date	Eff. Date
			ALL

Prepared Juso
Checked lemnethlaw
Approved Highlia

Product Specifications
(Technical Data)

AN17808B


MSCS

APPROVED G-2
EXTERNALISTSSUE
Page No. 12

21.11.03 DOCUMENT

Pin No.	Function	Adjacent Circuitry	Description	DC Bias (V)
11	Standby	10k 3k	This is the Standby control pin.	

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		



Prepared	Gus
Checked	Lennoth Law
Approved	Higuli

Product Specifications

AN17808B

APPROVED H
EXTERNALSSUE
Page No. 14



### **Application's Precautions**

- (1) External heatsink is needed when used. External heatsink should be fixed to the chassis.
- (2) Fin of the IC can be connected to GND.
- (3) Please prevent "Output to Vcc short", "Output to GND short", "Pin shift" and "Load short". The IC may be damaged if any of these occurs and smoke may be observed.
- (4) The temperature protection circuit will operate at Tj around 150°C. However, if temperature decrease, the protection circuit will automatically be deactivated and resume normal operation.
- (5) The Absolute Maximum Supply Voltage for this IC is specified as 26V. The IC is permitted to operate up to this voltage, without causing damage, for the condition that no signal is applied to all the 2 input pins.
- (6) For the condition of chip junction temperature below the minimum thermal shutdown temperature, under continuous operation, this will not cause damage to the IC for the recommended application. The minimum thermal shutdown temperature of this IC is typically 140 °C. This value is provided as a design reference and is not guaranteed by testing.

Eff. Date	Eff. Date	Eff. Date	Eff. Date
22-OCT-03	21-NOV-03		