阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

Panasonic

Panasonic Semiconductor Singapore

A Division of Panasonic Semiconductor Asia Pte Ltd Company Registration No. 197803125E

22, Ang Mo Kio Industrial Park 2, Singapore 569506. Tel: (65)64818811 Fax: (65)64816486

DOCUMENT COVER PAGE

Note: This cover page establishes the Doc No., Title and current status of the attached document

				JOUE
Dog No	Doc No. SDSC-PSE-AN17822A		Nev	Eff Date
DOC NO.	SDSC-PSE-ANT/622A	1	2	28-MAR-05
Doc Title	Product Specifications for AN17822A	Total no. of pag (excluding this page)		17

Revision History

Issue	Rev	Eff Date	S/N	Page	Change Details	Remarks
1	1	16-DEC-04	1	-	Added this cover page.	
			2	7	Removed this page.	
			3	7A	Added this page for leadfree specification.	
			4	7A	Amended Outer Lead Surface Process &	
					Chip Mounting Method.	
	2	28-MAR-05	1	6	Removed physical product marking indications.	

Prepared Checked Approved Co. Approved

Product Specifications

AN17822A



Structure	Silicon Monolithic Bipolar IC
Appearance	SIL-12 Pin Plastic Package (Power Type with Fin)
Application Low Frequency Amplifier	
Function	BTL 5.0W x 2ch Power Amplifier with Standby Function and Volume Function

A	Absolute Maximum Ratings							
No.	Item	Symbol	Ratings	Unit	Note			
1	1 Storage Temperature		-55 ∼ +150	°C	1			
2	Operating Ambient Temperature	Topr	-25 ~ +70	°C	1			
3	Operating Ambient Pressure	Popr	$1.013 \times 10^5 \pm 0.61 \times 10^5$	Pa				
4	Operating Constant Acceleration	Gopr	9810	m/s²				
5	Operating Shock	Sopr	4900	m/s²				
6	Supply Voltage	Vcc	14.4	V	2			
7	Supply Current	Icc	2.0	A				
8	Power Dissipation	Pd	1.92	W	Ta=70°C			

Operating Supply Voltage Range	Vcc	3.5V ~ 13.5V
		A STATE OF THE PARTY OF THE PAR

Note 1: The temperature of all items shall be Ta = 25°C except storage temperature and operating ambient temperature.

Note 2: At no signal input

Eff. Date Eff. Date Eff. Date 24-DEC-2003

QA

Prepared Checked Approved

Product Specifications

AN17822A



В	Electrical Charact	eristics	`	(Unless otherwise specified, the ambient temperature i 25° C $\pm 2^{\circ}$ C, Vcc = 8.0V, frequency = 1kHz and RL =					
No	Item	Symbol	Test Cct.	Conditions	Min	Limits Typ	Max	Unit	Not
						-JP			
1	Quiescent Circuit Current	I_{CQ}	1	Vin = 0V, $Vol = 0V$	-	45	100	mA	
2	Standby Current	I _{STB}	1	Vin = 0V, $Vol = 0V$	-	1	10	μΑ	
3	Output Noise Voltage	V _{NO}	1	$Rg = 10k\Omega$, $Vol = 0V$	-	0.25	0.4	mVrms	1
4	Voltage Gain	G_{V}	1	Po = 0.5W, $Vol = 1.25V$	39	41	43	dB	
5	Total Harmonic Distortion	THD	1	Po = 0.5W, Vol = 1.25V	-	0.20	0.5	%	
6	Maximum Power Output 1	Po1	1	THD = 10%, Vol = 1.25V	2.4	3.0		W	
7	Maximum Power Output 2	Po2	1	Vcc = 11V THD = 10%, Vol = 1.25V	4.0	5.0	****	W	
8	Ripple Rejection Ratio	RR	1	Rg = $10k\Omega$, Vol = $0V$ Vr = $0.5V$ rms, fr = 120 Hz	30	50	•	dB	1
9	Output Offset Voltage	$ m V_{off}$	1	$Rg = 10k\Omega$, $Vol = 0V$	-200	0	200	mV	
10	Volume Attenuation Ratio	Att	1	Po = 0.5W, Vol = 0V	70	80	"	dB	1
11	Channel Balance 1	CB1	1	Po = 0.5W, Vol = 1.25V	-1	0	1	dB	
12	Channel Balance 2	CB2	1	Po = 0.5W, Vol = 0.6V	-2	0	2	dB	
13	Middle Voltage Gain	G_{Vm}	1	Po = 0.5W, Vol = 0.6V	27.5	30.5	33.5	dВ	
14	Channel Crosstalk	CT	1	Po = 0.5W, Vol = 1.25V	40	55	· 	dB	

Note 1) For this measurement, use the BPF = 15Hz ~ 30 kHz (12dB/OCT)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Checked Approved Could

Product Specification (Reference Data for Design)

MS Frial Page 17

AN17822A

В	Electrical Charact	eristics	`	Unless otherwise specified, the ambient temperature is $25^{\circ}\text{C} \pm 2^{\circ}\text{C}$, Vcc = 8.0V, frequency = 1kHz and RL = 8 Ω)						
No	Item	Symbol	Test	Conditions	Limits	Unit				

NT.	T4	C11	Test	Test Conditions		Limits			N.Y.a.k.a
No	Item	Symbol	Cct. Conditions		Min	Тур	Max	Unit	note
1	Standby pin current	Istb2	1	$Vin = 0V, V_{STB} = 3.0V$		<u>.</u>	25	μΑ	
2	Volume pin current	Ivol	1	Vin = 0V, Vol = 0V	-12	-	-	μΑ	
3	Input Impedance	Zi	1	$Vin = \pm 0.3 V_{DC}$	24	30	36	kΩ	

Note) The above characteristics are reference values determined for IC design, but not guaranteed values for shipping inspection. If problems were to occur, counter measures will be sincerely discussed.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003			_	·

Prepared Checked Checked

Product Specificationx

RNAL ISSUE

AN17822A


and thank No.

4

(Description of test circuit and test method)

Test Circuit 1

Approved




Note) If the standby pin is open or 0V, the IC is on standby state.

The IC is in the state of volume minimum if the Volume pin is ground.

The IC is in the state of volume maximum if the Volume pin is open.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				




Product Specifications

AN17822A



Circuit Function Block Diagram



Pin Descriptions

Pin No.	Description	Pin No.	Description
1	Vcc	7	GND (Input)
2	Ch.1 Output (+)	8	Ch.2 Input
3	GND (Ch. 1 Output)	9	Volume
4	Ch.1 Output (-)	10	Ch.2 Output (-)
5	Standby	11	GND (Ch.2 Output)
6	Ch.1 Input	12	Ch.2 Output (+)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Lim Fuey Sheen Checked Kenneth Law Approved Yasuo Higuchi

Product Specifications

AN17822A




12-SIL(FP)

Package Name

FP-12S

Unit: mm




4	\sim
4	,
	_

Eff. Date	Eff. Date	Eff. Date	Eff. Date
24-DEC-2003	-	28-MAR-05	

Prepared	Lim Fuey Sheen
Checked	Kenneth Law
Approved	Yasuo Higuchi

Product Specifications (Leadfree) AN17822A



(Structure Description)


Chip surface passivation	SiN,	PSG,	Others ()	1
Lead frame material	Fe group,	Cu group,	Others ()	2,6
Inner lead surface process	(Ag plating,	Au plating,	Others ()	2
Outer lead surface process	Solder platin	g (98Sn-2Bi), Solder dip,	Others ()	6
Chip mounting method	Ag paste,	Au-Si alloy, Solder (95	5.5Pb-2.5Ag-2S	Sn)**	3
Wire bonding method	Thermalsonic	c bonding,	Others ()	4
Wire material	Au,		Others ()	4
Mold material	Epoxy,		Others ()	5
Molding method	Transfer mol	d, Multiplunger mold,	Others ()	5
Fin material	Cu group,		Others ()	7

Package FP-12S

*1

*1

**Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (i.e. tin-lead solder alloys containing more than 85% of lead), is exempted until 2010.



4	-1	
1		

Eff. Date	Eff. Date	Eff. Date	Eff. Date
-	16-DEC-04		

Prepared Lines

Checked Lines

Approved Ligalia


Product Specification Total Page

AN17822A

05 01 04 Page 17
nocument age No. 8

 $\begin{pmatrix}
Rth(j-c) = 2^{\circ}C/W \\
Rth(j-a) = 41.7^{\circ}C/W
\end{pmatrix}$

FP-12S Package Power Dissipation



Eff. Date

Eff. Date


Eff. Date

Eff. Date

	10/2		APPROVE	D
	pared Alahi	Product Specifica (Technical Data)	ationx Ref No. 19	SUE ⁻²
	proved High	AN17822A		9
	Functions	Adjacent Circuitry	Descriptions	DC Bias (V)
1	VCC		This is the power supply pin.	Typ 8V
2	Channel 1 Output(+)	Pre Amp Driver Cct 2 336 Vcc/2	This is the positive output terminal of channel 1.	Vcc/2
3	GND		Channel 1 Ground	0V
4	Channel 1 Output(-)	Pre Amp Driver Cct 4 336 Vcc/2	This is the negative output terminal of channel 1.	Vcc/2
5	Standby	30K 200 3 2.04K 50K	Standby "ON" = 0V Standby "OFF" = 5V	Typ 5V
Eff.	Date Eff. Date	Eff. Date Eff. Date		

Chec	The state of the s	Product Speci (Technical Date AN1782	334 650	* /
	roved 26:zuli	7 11 1 2 7 0 2	Document age No.	DC Bias
Pin No.	Functions	Adjacent Circuitry	Descriptions	(V)
6	Channel 1 Input	Vref 30K	This is the channel 1 input terminal.	1.45V
7	GND		Input Ground	ov
8	Channel 2 Input	Vref 30K	This is the channel 2 input terminal.	1.45V
9	Volume	<u>400</u> <u>7</u> 12.425	Volume Control Pin Volume "OFF" = 0V Max Volume = 1.25V	
Eff	Date Eff. Date	Eff. Date Eff. Date		
	C-2003			

Prepared Product Specifications (Technical Data) Checked AN17822A DOCKE No. Approved 11 DC Bias Pin **Functions** Adjacent Circuitry Descriptions (V) No. Vcc/2 10 Channel 2 This is the negative Output(-) output terminal of channel 2. Driver Cct Pre Amp 21K ÖVcc/2 0VChannel 2 Ground. 11 **GND** Vcc/2 12 Channel 2 This is the positive Output(+) output terminal of channel 2. **Driver Cct** Pre Amp 21K ŮVcc/2 Eff. Date Eff. Date Eff. Date Eff. Date 24-DEC-2003



Product Specification (Technical Data)


(Technical Data)
AN17822A

APPROVED TOTAL ISSUE

Total Page

17

Application Circuit



Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Checked Approved

Product Specification (Technical Data)

N17822A

13

Application Information

Supply Decoupling

To ensure a stable supply and achieve better ripple rejection, decoupling capacitors need to be connected to VCC. (Pin1)

Decoupling capacitors should have small Equivalent Series Resistance (ESR). This is to prevent resistive losses and introduction of undesirable phase shift to internal circuits.

A ceramic capacitor of 100nF in parallel with a non-ceramic (Tantalum or Aluminum Electrolytic) capacitor of 470uF are suggested. This combination has a small ESR over a wide frequency range.




FIG 1. A Practical Capacitor

Although small in size and ESR, large valued ceramic capacitor is not advisable to use. Current surges during power ON/OFF might store energy in the inductances of the power leads; and a large voltage spike could be created when the stored energy is transferred from the inductances to the ceramic capacitor. The amplitude of the spike could exceed twice the supply voltage.




FIG 2. Standby Circuits

Standby Operation

Standby pin should be connected with carefully selected components in order to avoid "Pop Noise" during Standby ON/OFF transient.

The 68k resistor and 10uF capacitor pair can delay the rising of voltage at Pin5 to reach the Standby threshold. When Standby is switching on together with supply, this delay would be very useful to ensure no "Pop Noise".

If the Standby voltage is provided by a microcontroller, the suppression of "Pop" could even be better.

The microcontroller can set a delay of 100-200ms between the supply and Standby ON/OFF.

The 68k and 270k resistor also form a voltage divider, which determines the Standby threshold.




FIG 3. Standby ON/OFF Logic

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Checked Approved Conf.

Product Specifications

(Technical Data)
AN17822A

Ref No LISSUE

over the second second

Power Dissipation and Heat Sink

Before start of the discussion, a few terms have to be defined.

PD: Power Dissipation

TJ: Junction Temperature

Tc: Case Temperature
Ta: Ambient Temperature

θυς: Thermal Resistance (Junction to Case)

θca: Thermal Resistance

(Case to Ambient, normally of heat sink)




FIG 4. Simplified Illustration of IC and Heat Sink Attached

The following two equations represent the relations of these terms.

$$(T_J - T_C) / \theta_{JC} = P_D$$

$$(T_C - T_A) / \theta_{CA} = P_D'$$
 (2)

For reliable, long-term, continuous operation, junction temperature should not exceed 125°C and θ_{JC} for FP-12S package is 2°C/W. Put these values in Equation 1. After specify the PD, Tc can be determined.

Assume no heat loss at the casing, i.e. all power is dissipated to the ambient through heat sink, which is quite true. So PD = PD'. Since Tc is also known, one can determine the following using Equation 2:

(1)

- a) The rating of heat sink for specific maximum operating ambient temperature, or
- b) The maximum operating ambient temperature for specific heat sink rating.

A more general equation can be used for rough calculation.

$$(T_J - T_A) / \theta_{JA} = P_D$$
 (3)

$$\theta_{JA} = \theta_{CA} + \theta_{JC}$$
 (4)

In this case, θ_{JA} is total thermal resistance of the heat sink and IC package. Therefore, for specified power dissipation, either heat sink rating or maximum operating ambient temperature can be decided if the other is known.

Take note that it's essential to know PD value before hand in order to work out other quantities. PD calculation is as shown.

$$PD = VCC \times ICC - PO_TOTAL$$
 (5)

Vcc: DC supply voltage

Icc: RMS value of IC current Po_total: Total output power

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003	_			

Prepared Checked Approved

Product Specification (Technical Data) AN17822A

lge No.

15

1uF Vin 1nF 10k

FIG 5. Input DC Decoupling

Input DC Decoupling

Before the input signal reaches differential amplifier stage, its DC component should be removed.

The capacitor of 1uF pass only AC signal and the 10k resistor forms a DC path to ground.

The 1nF capacitor in parallel to the 10k resistor is optional and it serves to filter out high frequency noise at the input.

Output Zobel Network

It should be noted that this device is designed such that the Zobel network (RC pair) at the output pins is not necessary for stable operation.

In practical application, the Zobel network may be applied optionally for two reasons:

- a) Ensuring stability for different PCB layout and speaker types.
- b) Ability to withstand to high ESD levels.






FIG 6. Output Zobel Network

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				



Product Specifications (Technical Data)

AN17822A



16 e No.


PCB Layout

Good PCB layout can improve chip's performances.

To reduce stray capacitances at the inputs and outputs, external components are to be placed as close to the pins as possible.

PCB traces conducting huge current, such as those connected to supply or outputs, should be kept short and wide. This will keep inductances low and resistive loss to a minimum.

The Layout of test board is as shown below.



Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				

Prepared Avaluation Checked Approved Approved

Product Specification

CCS Total Page 17

AN17822A

ounter age No.

17

(Precautions for use)

- 1. Make sure that the IC is free of any pin short-circuiting, ground short-circuiting, pin shift and reverse insertion.
- 2. Ground the radiation fin so that there will be no difference in electric potential between the radiation fin and ground.
- 3. The thermal protection circuit operates at a Tj of approximately 150°C. The thermal protection circuit is reset automatically when the temperature drops.
- 4. Make sure that the heat radiation design is effective enough if the Vcc is comparatively high or the IC operates high output power.
- 5. Connect only ground pin for signal sources to the signal GND pin of the amplifier on the previous stage.

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
24-DEC-2003				