## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## Zerø-Drift PROGRAMMABLE GAIN AMPLIFIER with MUX

## FEATURES

- Rail-to-Rail Input/Output
- Offset: $25 \mu \mathrm{~V}$ (typ), $100 \mu \mathrm{~V}$ (max)
- Zerø Drift: $0.35 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (typ), $1.2 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ (max)
- Low Noise: 12nV/ $\sqrt{\mathrm{Hz}}$
- Input Offset Current: $\pm 5 n \mathrm{~A} \max \left(+25^{\circ} \mathrm{C}\right)$
- Gain Error: $0.1 \% \max (\mathrm{G} \leq 32)$, 0.3\% max (G > 32)
- Binary Gains: 1, 2, 4, 8, 16, 32, 64, 128 (PGA112, PGA116)
- Scope Gains: 1, 2, 5, 10, 20, 50, 100, 200 (PGA113, PGA117)
- Gain Switching Time: 200ns
- Two Channel MUX: PGA112, PGA113 10 Channel MUX: PGA116, PGA117
- Four Internal Calibration Channels
- Amplifier Optimized for Driving CDAC ADCs
- Output Swing: 50mV to Supply Rails
- $A V_{D D}$ and $D V_{D D}$ for Mixed Voltage Systems
- $I_{Q}=1.1 \mathrm{~mA}$ (typ)
- Software/Hardware Shutdown: $\mathrm{I}_{\mathrm{Q}} \leq 4 \mu \mathrm{~A}$ (typ)
- Temperature Range: $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- SPI ${ }^{\text {TM }}$ Interface (10MHz) with Daisy-Chain Capability


## APPLICATIONS

- Remote e-Meter Reading
- Automatic Gain Control
- Portable Data Acquisition
- PC-Based Signal Acquisition Systems
- Test and Measurement
- Programmable Logic Controllers
- Battery-Powered Instruments
- Handheld Test Equipment


## DESCRIPTION

The PGA112 and PGA113 (binary/scope gains) offer two analog inputs, a three-pin SPI interface, and software shutdown in an MSOP-10 package. The PGA116 and PGA117 (binary/scope gains) offer 10 analog inputs, a four-pin SPI interface with daisy-chain capability, and hardware and software shutdown in a TSSOP-20 package.

All versions provide internal calibration channels for system-level calibration. The channels are tied to GND, $0.9 \mathrm{~V}_{\text {CAL }}, 0.1 \mathrm{~V}_{\text {CAL }}$, and $\mathrm{V}_{\text {REF }}$, respectively. $\mathrm{V}_{\mathrm{CAL}}$, an external voltage connected to Channel 0, is used as the system calibration reference. Binary gains are: $1,2,4,8,16,32,64$, and 128; scope gains are: 1, 2, $5,10,20,50,100$, and 200.


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

## PACKAGE AND MODEL COMPARISON

|  | \# OF MUX <br> INPUTS | GAINS <br> (Eight Each) | SPI <br> DAISY-CHAIN | SHUTDOWN |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |
| PGA112 | Two | Binary | No | No | $\checkmark$ |  |
| PGA113 | Two | Scope | No | No | $\checkmark$ |  |
| PGA116 | 10 | Binary | $\checkmark$ | $\checkmark$ | $\checkmark$ | MSOP-10 |
| PGA117 | 10 | Scope | $\checkmark$ | $\checkmark$ | TSSOP-20 |  |

## ORDERING INFORMATION ${ }^{(1)}$

| PRODUCT | DESCRIPTION <br> $($ Gains/Channels) | PACKAGE-LEAD | PACKAGE <br> DESIGNATOR | PACKAGE <br> MARKING |
| :---: | :---: | :---: | :---: | :---: |
| PGA112 | Binary ${ }^{(2)} / 2$ Channels | MSOP-10 | DGS | P112 |
| PGA113 | Scope $^{(3)} / 2$ Channels | MSOP-10 | DGS | P113 |
| PGA116 | Binary $^{(2) / 10 ~ C h a n n e l s ~}$ | TSSOP-20 | PW | PGA116 |
| PGA117 | Scope $^{(3)} / 10$ Channels | TSSOP-20 | PW | PGA117 |

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the Tl web site at www.ti.com
(2) Binary gains: $1,2,4,8,16,32,64$, and 128.
(3) Scope gains: 1, 2, 5, 10, 20, 50, 100, and 200.

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

Over operating free-air temperature range, unless otherwise noted.

|  | PGA112, PGA113, PGA116, PGA117 | UNIT |
| :--- | :---: | :---: |
| Supply Voltage | +7 | V |
| Signal Input Terminals, Voltage ${ }^{(2)}$ | GND -0.5 to (AV $\left.{ }_{\text {DD }}\right)+0.5$ |  |
| Signal Input Terminals, Current ${ }^{(2)}$ | $\pm 10$ |  |
| Output Short-Circuit | Continuous |  |
| Operating Temperature | -40 to +125 | mA |
| Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Junction Temperature | +150 | ${ }^{\circ} \mathrm{C}$ |
| ESD Ratings: | Human Body Model (HBM) | 3000 |
|  |  |  |
|  | Charged Device Model (CDM) | 1000 |

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.
(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5 V beyond the supply rails should be current limited to 10 mA or less.

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}$

Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
At $T_{A}=+25^{\circ} \mathrm{C}, R_{L}=10 \mathrm{k} \Omega / / C_{L}=100 \mathrm{pF}$ connected to $D V_{D D} / 2$, and $V_{R E F}=G N D$, unless otherwise noted.

| PARAMETER |  | CONDITIONS | PGA112, PGA113, PGA116, PGA117 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| OFFSET VOLTAGE <br> Input Offset Voltage <br> vs Temperature, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> vs Temperature, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> vs Temperature, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> vs Temperature, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ <br> vs Power Supply <br> Over Temperature, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $\mathrm{dV}_{\text {os }} / \mathrm{dT}$ <br> PSRR |  |  |  | $\begin{gathered} \pm 25 \\ \pm 75 \\ 0.35 \\ 0.15 \\ 0.6 \\ 0.3 \\ 5 \\ \\ 5 \end{gathered}$ | $\begin{gathered} \pm 100 \\ \pm 325 \\ 1.2 \\ 0.9 \\ 1.8 \\ 1.3 \\ 20 \\ \\ 40 \end{gathered}$ | $\mu \mathrm{V}$ $\mu \mathrm{V}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ $\mu \mathrm{V} / \mathrm{V}$ $\mu \mathrm{V} / \mathrm{V}$ |
| INPUT ON-CHANNEL CURRENT Input On-Channel Current (Ch0, Ch1) <br> Over Temperature, $\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+\mathbf{1 2 5}^{\circ} \mathrm{C}$ | $\mathrm{I}_{\mathrm{IN}}$ | $\begin{aligned} & V_{\text {REF }}=V_{\text {IN }}=A V_{D D} / 2 \\ & V_{\text {REF }}=V_{\text {IN }}=A V_{D D} / 2 \end{aligned}$ | See | $\begin{gathered} \pm 1.5 \\ \hline \text { a Char } \\ \hline \end{gathered}$ | $\begin{array}{r}  \pm 5 \\ \text { ristics } \end{array}$ | $\begin{aligned} & \mathrm{nA} \\ & \mathrm{nA} \end{aligned}$ |
| INPUT VOLTAGE RANGE <br> Input Voltage Range ${ }^{(1)}$ <br> Overvoltage Input Range | IvR | No Output Phase Reversal ${ }^{(2)}$ | $\begin{aligned} & \text { GND - } 0.1 \\ & \text { GND - } 0.3 \end{aligned}$ |  | $\begin{aligned} & \mathrm{AV}_{\mathrm{DD}}+0.1 \\ & \mathrm{AV}_{\mathrm{DD}}+0.3 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| INPUT IMPEDANCE (Channel On) ${ }^{(3)}$ <br> Channel Input Capacitance <br> Channel Switch Resistance <br> Amplifier Input Capacitance <br> Amplifier Input Resistance $\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO}$ | $\mathrm{C}_{\mathrm{CH}}$ <br> $\mathrm{R}_{\mathrm{sw}}$ <br> $\mathrm{C}_{\text {AMP }}$ <br> $\mathrm{R}_{\text {AMP }}$ <br> $\mathrm{R}_{\mathrm{IN}}$ | Input Resistance to GND CAL1 or CAL2 Selected |  | $\begin{gathered} 2 \\ 150 \\ 3 \\ 10 \\ 100 \end{gathered}$ |  | $\begin{gathered} \mathrm{pF} \\ \Omega \\ \mathrm{pF} \\ \mathrm{G} \Omega \\ \mathrm{k} \Omega \end{gathered}$ |
| GAIN SELECTIONS |  |  |  |  |  |  |
| Nominal Gains |  | Binary gains: $1,2,4,8,16,32,64,128$ <br> Scope gains: 1, 2, 5, 10, 20, 50, 100, 200 | $1$ |  | $\begin{aligned} & 128 \\ & 200 \end{aligned}$ |  |
| DC Gain Error | $\begin{aligned} G & =1 \\ 1<G & \leq 32 \\ G & \geq 50 \end{aligned}$ | $\begin{aligned} & V_{\text {OUT }}=G N D+85 \mathrm{mV} \text { to } D V_{D D}-85 \mathrm{mV} \\ & \mathrm{~V}_{\text {OUT }}=G N D+85 \mathrm{mV} \text { to } D V_{D D}-85 \mathrm{mV} \\ & \mathrm{~V}_{\text {OUT }}=G N D+85 \mathrm{mV} \text { to } D V_{D D}-85 \mathrm{mV} \end{aligned}$ |  | 0.006 | $\begin{aligned} & 0.1 \\ & 0.1 \\ & 0.3 \end{aligned}$ | $\begin{aligned} & \text { \% } \\ & \text { \% } \end{aligned}$ \% |
| DC Gain Drift | $\begin{array}{r} G=1 \\ 1<G \leq 32 \\ G \geq 50 \end{array}$ | $\begin{aligned} & \mathrm{V}_{\text {OUT }}=\mathrm{GND}+85 \mathrm{mV} \text { to } \mathrm{DV}_{\mathrm{DD}}-85 \mathrm{mV} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{GND}+85 \mathrm{mV} \text { to } \mathrm{DV}_{\mathrm{DD}}-85 \mathrm{mV} \\ & \mathrm{~V}_{\text {OUT }}=\mathrm{GND}+85 \mathrm{mV} \text { to } D V_{D D}-85 \mathrm{mV} \end{aligned}$ |  | $\begin{gathered} 0.5 \\ 2 \\ 6 \end{gathered}$ |  | $\mathrm{ppm} /{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ <br> ppm $/{ }^{\circ} \mathrm{C}$ |
| CAL2 DC Gain Error ${ }^{(4)}$ |  | $\begin{gathered} \text { Op Amp }+ \text { Input }=0.9 \mathrm{~V}_{\text {CAL }}, \\ \mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {CAL }}=A \mathrm{~V}_{\text {DD }} / 2, G=1 \end{gathered}$ |  | 0.02 |  | \% |
| CAL2 DC Gain Drift ${ }^{(4)}$ |  | $\begin{aligned} & \text { Op Amp }+ \text { Input }=0.9 \mathrm{~V}_{\mathrm{CAL}}, \\ & \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CAL}}=A \mathrm{~V}_{\mathrm{DD}} / 2, \mathrm{G}=1 \end{aligned}$ |  | 2 |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| CAL3 DC Gain Error ${ }^{(4)}$ |  | $\begin{gathered} \text { Op Amp }+ \text { Input }=0.1 \mathrm{~V}_{\mathrm{CAL}}, \\ \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CAL}}=\mathrm{AV}_{\mathrm{DD}} / 2, \mathrm{G}=1 \end{gathered}$ |  | 0.02 |  | \% |
| CAL3 DC Gain Drift ${ }^{(4)}$ |  | $\begin{aligned} & \text { Op Amp }+ \text { Input }=0.1 \mathrm{~V}_{\mathrm{CAL}}, \\ & \mathrm{~V}_{\mathrm{REF}}=\mathrm{V}_{\mathrm{CAL}}=A \mathrm{~V}_{\mathrm{DD}} / 2, \mathrm{G}=1 \end{aligned}$ |  |  |  | ppm $/{ }^{\circ} \mathrm{C}$ |
| INPUT IMPEDANCE (Channel Off) ${ }^{(3)}$ Input Impedance | $\mathrm{C}_{\mathrm{CH}}$ | See Figure 1 |  | 2 |  | pF |
| INPUT OFF-CHANNEL CURRENT <br> Input Off-Channel Current (Ch0, Ch1) ${ }^{(5)}$ <br> Over Temperature, $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ <br> Channel-to-Channel Crosstalk | $I_{\text {LKG }}$ | $\begin{gathered} V_{\text {REF }}=G N D, V_{\text {OFF-CHANNEL }}=A V_{D D} / 2, \\ V_{\text {ON-CHANNEL }}=A V_{D D} / 2-0.1 V \\ V_{\text {REF }}=G N D, V_{\text {OFFF-CHANNEE }}=A V_{\text {DD }} / 2, \\ V_{\text {ON-CHANNEL }}=A V_{D D} / 2-0.1 V \end{gathered}$ | See | $\begin{gathered} \pm 0.05 \\ \text { alchar } \\ 130 \end{gathered}$ | $\pm 1$ <br> ristics | nA <br> dB |

(1) Gain error is a function of the input voltage. Gain error outside of the range ( $G N D+85 \mathrm{mV} \leq \mathrm{V}_{\mathrm{OUT}} \leq \mathrm{DV} \mathrm{DD}-85 \mathrm{mV}$ ) increases to $0.5 \%$ (typical).
(2) Input voltages beyond this range must be current limited to $<|10 \mathrm{~mA}|$ through the input protection diodes on each channel to prevent permanent destruction of the device.
(3) See Figure 1
(4) Total $V_{\text {OUT }}$ error must be computed using input offset voltage error multiplied by gain. Includes op amp $\mathrm{G}=1$ error.
(5) Maximum specification limitation limited by final test time and capability.

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}$ (continued)

Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
At $T_{A}=+25^{\circ} \mathrm{C}, R_{L}=10 \mathrm{k} \Omega / / C_{L}=100 \mathrm{pF}$ connected to $D V_{D D} / 2$, and $V_{R E F}=G N D$, unless otherwise noted.

(6) When $A V_{D D}$ is less than $D V_{D D}$, the output is clamped to $A V_{D D}+300 \mathrm{mV}$.
(7) Measurement limited by noise in test equipment and test time.
(8) Does not include current into or out of the $V_{\text {REF }}$ pin. Internal $R_{F}$ and $R_{l}$ are always connected between $V_{\text {OUT }}$ and $V_{\text {REF }}$.
(9) Digital logic levels: DIO or DIN = logic $0.10 \mu \mathrm{~A}$ internal pull-down current source.
(10) Includes current from op amp output structure.

## ELECTRICAL CHARACTERISTICS: $\mathrm{V}_{\mathrm{S}}=\mathrm{AV}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=+5 \mathrm{~V}$ (continued)

Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.
At $T_{A}=+25^{\circ} \mathrm{C}, R_{L}=10 \mathrm{k} \Omega / / C_{L}=100 \mathrm{pF}$ connected to $D V_{D D} / 2$, and $V_{R E F}=G N D$, unless otherwise noted.

| PARAMETER | CONDITIONS | PGA112, PGA113, PGA116, PGA117 |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP | MAX |  |
| TEMPERATURE RANGE <br> Specified Range <br> Operating Range <br> Thermal Resistance <br> MSOP-10 |  | $\begin{aligned} & -40 \\ & -40 \end{aligned}$ | 164 | $\begin{aligned} & +125 \\ & +125 \end{aligned}$ | ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C}$ <br> ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| DIGITAL INPUTS (SCLK, $\overline{\mathbf{C S}}$, DIO, DIN) <br> Logic Low <br> Input Leakage Current (SCLK and $\overline{\mathrm{CS}}$ only) <br> Weak Pull-Down Current (DIO, DIN only) <br> Logic High <br> Hysteresis |  | $\begin{gathered} 0 \\ -1 \\ 0.7 \mathrm{DV} \mathrm{DD}^{2} \end{gathered}$ | $\begin{aligned} & 10 \\ & 700 \end{aligned}$ | $\begin{gathered} 0.3 D V_{D D} \\ +1 \\ \\ \mathrm{DV}_{\mathrm{DD}} \end{gathered}$ | V <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> V <br> mV |
| DIGITAL OUTPUT (DIO, DOUT) <br> Logic High <br> Logic Low | $\begin{aligned} \mathrm{I}_{\mathrm{OH}} & =-3 \mathrm{~mA} \text { (sourcing) } \\ \mathrm{I}_{\mathrm{OL}} & =+3 \mathrm{~mA} \text { (sinking) } \end{aligned}$ | $D V_{D D}-0.4$ <br> GND |  | $\begin{gathered} \mathrm{DV}_{\mathrm{DD}} \\ \mathrm{GND}+0.4 \end{gathered}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| CHANNEL AND GAIN TIMING <br> Channel Select Time <br> Gain Select Time |  |  | $\begin{aligned} & 0.2 \\ & 0.2 \end{aligned}$ |  | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| SHUTDOWN MODE TIMING <br> Enable Time <br> Disable Time | $V_{\text {OUT }}$ goes high-impedance, $R_{F}$ and $R_{I}$ remain connected between $V_{\text {OUT }}$ and $V_{\text {REF }}$ |  | $\begin{aligned} & 4.0 \\ & 2.0 \end{aligned}$ |  | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |
| POWER-ON-RESET (POR) TIMING <br> POR Power-Up Time <br> POR Power-Down Time | $\begin{gathered} D V_{D D} \geq 2 \mathrm{~V} \\ D V_{D D} \leq 1.5 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} 40 \\ 5 \end{gathered}$ |  | $\mu \mathrm{s}$ <br> $\mu \mathrm{s}$ |

Table 1. Frequency Response versus Gain ( $C_{L}=100 \mathrm{pF}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ )

| BINARY <br> GAIN (V/V) | $\begin{gathered} \text { TYPICAL } \\ \text {-3dB } \\ \text { FREQUENCY } \\ (\mathrm{MHz}) \end{gathered}$ | SLEW <br> RATE- <br> FALL <br> (V/ $\mu \mathrm{s}$ ) | SLEW <br> RATE- <br> RISE <br> (V/ $\mu \mathbf{s}$ ) | $0.1 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | $0.01 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | SCOPE GAIN (V/V) | $\begin{gathered} \text { TYPICAL } \\ \text {-3dB } \\ \text { FREQUENCY } \\ (\mathrm{MHz}) \end{gathered}$ | SLEW <br> RATE- <br> FALL <br> ( $\mathrm{V} / \mu \mathrm{s}$ ) | SLEW <br> RATE- <br> RISE <br> ( $\mathrm{V} / \mu \mathrm{s}$ ) | $0.1 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | $0.01 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | 8 | 3 | 2 | 2.55 | 1 | 10 | 8 | 3 | 2 | 2.55 |
| 2 | 3.8 | 9 | 6.4 | 2 | 2.6 | 2 | 3.8 | 9 | 6.4 | 2 | 2.6 |
| 4 | 2 | 12.8 | 10.6 | 2 | 2.6 | 5 | 1.8 | 12.8 | 10.6 | 2 | 2.6 |
| 8 | 1.8 | 12.8 | 10.6 | 2 | 2.6 | 10 | 1.8 | 12.8 | 10.6 | 2.2 | 2.6 |
| 16 | 1.6 | 12.8 | 12.8 | 2.3 | 2.6 | 20 | 1.3 | 12.8 | 9.1 | 2.3 | 2.8 |
| 32 | 1.8 | 12.8 | 13.3 | 2.3 | 3 | 50 | 0.9 | 9.1 | 7.1 | 2.4 | 3.8 |
| 64 | 0.6 | 4 | 3.5 | 3 | 6 | 100 | 0.38 | 4 | 3.5 | 4.4 | 7 |
| 128 | 0.35 | 2.5 | 2.5 | 4.8 | 8 | 200 | 0.23 | 2.3 | 2 | 6.9 | 10 |



Figure 1. Equivalent Input Circuit

SPI TIMING: $\mathrm{V}_{\mathrm{S}}=A \mathrm{~V}_{\mathrm{DD}}=\mathrm{DV}_{\mathrm{DD}}=+2.2 \mathrm{~V}$ to +5 V
Boldface limits apply over the specified temperature range, $\mathrm{T}_{\mathrm{A}}=-\mathbf{4 0 ^ { \circ }} \mathrm{C}$ to $+\mathbf{1 2 5}{ }^{\circ} \mathrm{C}$.
At $T_{A}=+25^{\circ} \mathrm{C}, R_{L}=10 \mathrm{k} \Omega / / C_{L}=100 \mathrm{pF}$ connected to $D V_{D D} / 2$, and $V_{R E F}=G N D$, unless otherwise noted.

(1) Ensured by design; not production tested.
(2) When using devices in daisy-chain mode, the maximum clock frequency for SCLK is limited by SCLK rise/fall time, DIN setup time, and DOUT propagation delay. See Figure 63. Based on this limitation, the maximum SCLK frequency for daisy-chain mode is 9.09 MHz .
(3) $t_{\text {HI }}$ and $t_{\text {Lo }}$ must not be less than 1/SCLK (max).

## SPI TIMING DIAGRAMS



Figure 2. SPI Mode 0, 0


Figure 3. SPI Mode 1, 1

## PIN CONFIGURATIONS



PGA112, PGA113 TERMINAL FUNCTIONS

| $\begin{aligned} & \text { MSOP } \\ & \text { PACKAGE } \\ & \text { PIN \# } \end{aligned}$ | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{AV}_{\text {DD }}$ | Analog supply voltage (+2.2V to +5.5 V ) |
| 2 | CH 1 | Input MUX channel 1 |
| 3 | $\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO}$ | Input MUX channel 0 and $\mathrm{V}_{\text {CAL }}$ input. For system calibration purposes, connect this pin to a low-impedance external reference voltage to use internal calibration channels. The four internal calibration channels are connected to $G N D, 0.9 \mathrm{~V}_{\text {CAL }}, 0.1 \mathrm{~V}_{\text {CAL }}$, and $\mathrm{V}_{\text {REF }}$, respectively. $\mathrm{V}_{\text {CAL }}$ is loaded with $100 \mathrm{k} \Omega$ (typical) when internal calibration channels CAL2 or CAL3 are selected. Otherwise, $\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO}$ appears as high impedance. |
| 4 | $\mathrm{V}_{\text {REF }}$ | Reference input pin. Connect external reference for $V_{\text {OUT }}$ offset shift or to midsupply for midsupply referenced systems. $V_{\text {REF }}$ must be connected to a low-impedance reference capable of sourcing and sinking at least 2 mA or $\mathrm{V}_{\text {REF }}$ must be connected to GND. |
| 5 | $\mathrm{V}_{\text {OUT }}$ | Analog voltage output. When $\mathrm{AV}_{\mathrm{DD}}<\mathrm{DV}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{OUT}}$ is clamped to $A V_{\mathrm{DD}}+300 \mathrm{mV}$. |
| 6 | GND | Ground pin |
| 7 | SCLK | Clock input for SPI serial interface |
| 8 | DIO | Data input/output for SPI serial interface. DIO contains a weak, $10 \mu \mathrm{~A}$ internal pull-down current source. |
| 9 | $\overline{\mathrm{CS}}$ | Chip select line for SPI serial interface |
| 10 | $D V_{\text {DD }}$ | Digital and op amp output stage supply voltage ( +2.2 V to +5.5 V ). Useful in multi-supply systems to prevent overvoltage/lockup condition on an analog-to-digital (ADC) input (for example, a microcontroller with an $A D C$ running on +3 V and the PGA powered from +5 V ). Digital I/O levels to be relative to $\mathrm{DV}_{\mathrm{DD}}$. $D V_{D D}$ should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor, and $D V_{D D}$ must supply the current for the digital portion of the PGA as well as the load current for the op amp output stage. |



PGA116, PGA117 TERMINAL FUNCTIONS

| TSSOP PACKAGE PIN \# | NAME | DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\mathrm{AV}_{\text {DD }}$ | Analog supply voltage ( +2.2 V to +5.5 V ) |
| 2 | CH5 | Input MUX channel 5 |
| 3 | CH4 | Input MUX channel 4 |
| 4 | CH3 | Input MUX channel 3 |
| 5 | CH2 | Input MUX channel 2 |
| 6 | CH1 | Input MUX channel 1 |
| 7 | $\mathrm{V}_{\text {CAL }} / \mathrm{CHO}$ | Input MUX channel 0 and $\mathrm{V}_{\text {CAL }}$ input. For system calibration purposes, connect this pin to a low-impedance external reference voltage to use internal calibration channels. The four internal calibration channels are connected to $\mathrm{GND}, 0.9 \mathrm{~V}_{\mathrm{CAL}}, 0.1 \mathrm{~V}_{\mathrm{CAL}}$, and $\mathrm{V}_{\text {REF }}$, respectively. $\mathrm{V}_{\mathrm{CAL}}$ is loaded with $100 \mathrm{k} \Omega$ (typical) when internal calibration channels CAL2 or CAL3 are selected. Otherwise, $\mathrm{V}_{\mathrm{CAL}} / \mathrm{CH} 0$ appears as high impedance. |
| 8 | $V_{\text {REF }}$ | Reference input pin. Connect external reference for $\mathrm{V}_{\text {OUT }}$ offset shift or to midsupply for midsupply referenced systems. $\mathrm{V}_{\text {REF }}$ must be connected to a low-impedance reference capable of sourcing and sinking at least 2 mA or to GND. |
| 9 | $\mathrm{V}_{\text {OUT }}$ | Analog voltage output. When $A V_{D D}<\mathrm{DV}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{OUT}}$ is clamped to $A V_{\mathrm{DD}}+300 \mathrm{mV}$. |
| 10 | CH7 | Input MUX channel 7 |
| 11 | CH8 | Input MUX channel 8 |
| 12 | CH9 | Input MUX channel 9 |
| 13 | ENABLE | Hardware enable pin. Logic low puts the part into Shutdown mode ( $\mathrm{l}_{\mathrm{Q}}<1 \mu \mathrm{~A}$ ). |
| 14 | GND | Ground pin |
| 15 | SCLK | Clock input for SPI serial interface |
| 16 | DIN | Data input for SPI serial interface. DIN contains a weak, $10 \mu \mathrm{~A}$ internal pull-down current source to allow for ease of daisy-chain configurations. |
| 17 | DOUT | Data output for SPI serial interface. DOUT goes to high-Z state when $\overline{\mathrm{CS}}$ goes high for standard SPI interface. |
| 18 | $\overline{\text { CS }}$ | Chip select line for SPI serial interface |
| 19 | DV DD | Digital and op amp output stage supply voltage ( +2.2 V to +5.5 V ). Useful in multi-supply systems to prevent overvoltage/lockup condition on an ADC input (for example, a microcontroller with an ADC running on +3 V and the PGA powered from +5 V ). Digital $I / O$ levels to be relative to $D V_{D D}$. $D V_{D D}$ should be bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor, and $D V_{D D}$ must supply the current for the digital portion of the PGA as well as the load current for the op amp output stage. |
| 20 | CH6 | Input MUX channel 6 |

## TYPICAL APPLICATION CIRCUITS



Figure 4. PGA112, PGA113 (MSOP-10)


Figure 5. PGA116, PGA117 (TSSOP-20)

## TYPICAL CHARACTERISTICS

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 V, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.
 Offset Voltage ( $\mu \mathrm{V}$ )

Figure 6.
OFFSET VOLTAGE DRIFT
( $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ )



Offset Voltage Drift ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ )
Figure 8.
OFFSET VOLTAGE DRIFT
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$


Offset Voltage Drift ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ )
Figure 10.

Offset Voltage ( $\mu \mathrm{V}$ )
Figure 7.
OFFSET VOLTAGE DRIFT $\left(-40^{\circ} \mathrm{C}\right.$ TO $+85^{\circ} \mathrm{C}$ )


Offset Voltage Drift ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ )
Figure 9.
OFFSET VOLTAGE DRIFT
( $-40^{\circ} \mathrm{C}$ TO $+125^{\circ} \mathrm{C}$ )


Offset Voltage Drift ( $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ )
Figure 11.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 V, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 12.


Gain Error (\%)
Figure 14.

GAIN ERROR ( $\mathrm{G} \geq 50$ )


Gain Error (\%)
Figure 16.


Figure 13.


Gain Error (\%)
Figure 15.
GAIN ERROR DRIFT
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$


Figure 17.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 18.

 iopoipoipoi oooooooooo

Gain Error (\%)
Figure 20.
CAL2 GAIN ERROR DRIFT
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$


Gain Error Drift (ppm/ ${ }^{\circ} \mathrm{C}$ )
Figure 22.


Figure 19.
CAL3 GAIN ERROR


Gain Error (\%)
Figure 21.
CAL3 GAIN ERROR DRIFT
$\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+125^{\circ} \mathrm{C}\right)$


Figure 23.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 24.


Figure 26.


Figure 28.


Figure 25.
PGA112, PGA116 THD + NOISE vs FREQUENCY


Figure 27.


Figure 29.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 V, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 30.


Figure 32.


Figure 34.


Figure 31.


Figure 33.


Figure 35.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 V, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 36.


Figure 38.
PGA113, PGA117 OUTPUT VOLTAGE SWING vs FREQUENCY


Figure 40.


Figure 37.
PGA112, PGA116 OUTPUT VOLTAGE SWING vs


Figure 39.
PGA113, PGA117 OUTPUT VOLTAGE SWING vs FREQUENCY


Figure 41.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 42.


Figure 44.


Figure 46.


Figure 43.

GAIN vs SETTLING TIME


Figure 45.
INPUT OFF-CHANNEL LEAKAGE CURRENT
vs TEMPERATURE


Figure 47.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 \mathrm{~V}, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 48.


Figure 50.

$2.5 \mu \mathrm{~s} / \mathrm{div}$
Figure 52.


Figure 49.


Figure 51.


Figure 53.

## TYPICAL CHARACTERISTICS (continued)

At $T_{A}=+25^{\circ} \mathrm{C}, A V_{D D}=D V_{D D}=5 V, R_{L}=10 \mathrm{k} \Omega$ connected to $D V_{D D} / 2, V_{R E F}=G N D$, and $C_{L}=100 \mathrm{pF}$, unless otherwise noted.


Figure 54.


Figure 56.


Figure 55.
PGA116, PGA117 HARDWARE SHUTDOWN MODE


Figure 57.

## SERIAL INTERFACE INFORMATION



Figure 58. SPI Mode 0,0 and Mode 1,1

Table 2. SPI Mode Setting Description

| MODE | CPOL | CPHA | CPOL DESCRIPTION | CPHA DESCRIPTION |
| :---: | :---: | :---: | :--- | :--- |
| 0,0 | 0 | $0^{(1)}$ | Clock idles low | Data are read on the rising edge of clock. Data change on the falling edge of clock. |
| 1,1 | 1 | $1^{(2)}$ | Clock idles high | Data are read on the rising edge of clock. Data change on the falling edge of clock. |

(1) CPHA $=0$ means sample on first clock edge (rising or falling) after a valid $\overline{\mathrm{CS}}$.
(2) $\mathrm{CPHA}=1$ means sample on second clock edge (rising or falling) after a valid $\overline{\mathrm{CS}}$.

## SERIAL DIGITAL INTERFACE: SPI MODES

The PGA uses a standard serial peripheral interface (SPI). Both SPI Mode 0,0 and Mode 1,1 are supported, as shown in Figure 58 and described in Table 2.

If there are not even-numbered increments of 16 clocks (that is, 16, 32, 64, and so forth) between $\overline{\mathrm{CS}}$ going low (falling edge) and $\overline{\mathrm{CS}}$ going high (rising edge), the device takes no action. This condition provides reliable serial communication. Furthermore, this condition also provides a way to quickly reset the SPI interface to a known starting condition for data synchronization. Transmitted data are latched internally on the rising edge of $\overline{\text { CS. }}$
On the PGA116/PGA117, $\overline{\mathrm{CS}}$, DIN, and SCLK are Schmitt-triggered CMOS logic inputs. DIN has a weak internal pull-down to support daisy-chain communications on the PGA116/PGA117. DOUT is a CMOS logic output. When $\overline{\mathrm{CS}}$ is high, the state of DOUT is high-impedance. When CS is low, DOUT is driven as illustrated in Figure 59.

On the PGA112/PGA113, there are digital output and digital input gates both internally connected to the DIO pin. DIN is an input-only gate and DOUT is a digital output that can give a 3-state output. The DIO pin has a weak $10 \mu \mathrm{~A}$ pull-down current source to prevent the pin from floating in systems with a high-impedance SPI DOUT line. When $\overline{C S}$ is high, the state of the internal DOUT gate is high-impedance. When $\overline{\mathrm{CS}}$ is low, the state of DIO depends on the previous valid SPI communication; either DIO becomes an output to clock out data or it remains an input to receive data. This structure is shown in Figure 60.


Figure 60. Digital I/O Structure-PGA112/PGA113

## SERIAL DIGITAL INTERFACE: SPI DAISY-CHAIN COMMUNICATIONS

To reduce the number of $\mathrm{I} / \mathrm{O}$ port pins used on a microcontroller, the PGA116/PGA117 support SPI daisy-chain communications with full read/write capability. A two-device daisy-chain configuration is shown in Figure 61, although any number of devices can be daisy-chained. The SPI daisy-chain communication uses a common SCLK and $\overline{\mathrm{CS}}$ line for all devices in the daisy chain, rather than each device requiring a separate $\overline{\mathrm{CS}}$ line. The daisy-chain mode of communication routes data serially through each device in the chain by using its respective DIN and DOUT pins as shown. Special commands are
used (see Table 4) to ensure that data are written or read in the proper sequence. There is a special daisy-chain NOP command (No OPeration) which, when presented to the desired device in the daisy-chain, causes no changes in that respective device. Detailed timing diagrams for daisy-chain operation are shown in Figure 65 through Figure 67.


Figure 61. Daisy-Chain Read/Write Configuration
The PGA112/PGA113 can be used as the last device in a daisy-chain as shown in Figure 62 if write-only communication is acceptable, because the PGA112/PGA113 have no separate DOUT pin to connect back to the microcontroller DIN pin in order to read back data in this configuration.


Figure 62. Daisy-Chain Write-Only Configuration

The maximum SCLK frequency that can be used in daisy-chain operation is directly related to SCLK rise/fall times, DIN setup time, and DOUT propagation delay. Any number of two or more devices have the same limitations because it is the timing considerations between adjacent devices that limit the clock speed.
Figure 63 analyzes the maximum SCLK frequency for daisy-chain mode based on the circuit of Figure 61. A clock rise and fall time of 10 ns is assumed to allow for extra bus capacitance that could occur as a result of multiple devices in the daisy-chain.


Figure 63. Daisy-Chain Maximum SCLK Frequency

## SPI SERIAL INTERFACE



Figure 64. SPI Serial Interface Timing Diagrams


Figure 65. SPI Daisy-Chain Write Timing Diagrams


Figure 66. SPI Daisy-Chain Read Timing Diagram (Mode 0,0)


Figure 67. SPI Daisy-Chain Read Timing Diagram (Mode 1,1)

## SPI COMMANDS

Table 3. SPI Commands (PGA112/PGA113) ${ }^{(1)(2)}$

| D15 | $\mathbf{D} 14$ | $\mathbf{D 1 3}$ | $\mathbf{D 1 2}$ | $\mathbf{D 1 1}$ | $\mathbf{D 1 0}$ | $\mathbf{D} 9$ | $\mathbf{D} 8$ | $\mathbf{D 7}$ | $\mathbf{D 6}$ | $\mathbf{D 5}$ | $\mathbf{D 4}$ | $\mathbf{D 3}$ | D2 | D1 | D0 | THREE-WIRE <br> SPI COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | READ |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | G3 | G2 | G1 | G0 | CH3 | CH2 | CH1 | CH0 | WRITE |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NOP WRITE |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SDN_DIS <br> WRITE |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | SDN_EN WRITE |

(1) SDN = Shutdown mode. Enter Shutdown mode by issuing an SDN_EN command. Shutdown mode is cleared (returned to the last valid write configuration) by a SDN_DIS command or by any valid Write command.
(2) POR (Power-on-Reset) value of internal Gain/Channel Select Register is all 0s; this value sets Gain $=1$, and Channel $=\mathrm{V}_{\mathrm{CAL}} / \mathrm{CH} 0$.

Table 4. SPI Daisy-Chain Commands ${ }^{(1)(2)}$

| D15 | D14 | D13 | D12 | D11 | $\mathbf{D 1 0}$ | $\mathbf{D} 9$ | $\mathbf{D} 8$ | $\mathbf{D 7}$ | $\mathbf{D 6}$ | $\mathbf{D} 5$ | $\mathbf{D 4}$ | D3 | D2 | D1 | D0 | DAISY-CHAIN <br> COMMAND |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | NOP |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | SDN_DIS |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | SDN_EN |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | READ |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | G3 | G2 | G1 | G0 | CH3 | CH2 | CH1 | CH0 | WRITE |

(1) SDN = Shutdown Mode. Shutdown Mode is entered by an SDN_EN command. Shutdown Mode is cleared (returned to the last valid write configuration) by a SDN_DIS command or by any valid Write command.
(2) POR (Power-on-Reset) value of internal Gain/Channel Register is all 0 s ; this value sets $\mathrm{Gain}=1, \mathrm{~V}_{\mathrm{CAL}} / \mathrm{CH} 0$ selected.

Table 5. Gain Selection Bits (PGA112/PGA113)

| G3 | G2 | G1 | G0 | BINARY GAIN | SCOPE GAIN |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 1 | 2 | 2 |
| 0 | 0 | 1 | 0 | 4 | 5 |
| 0 | 0 | 1 | 1 | 8 | 10 |
| 0 | 1 | 0 | 0 | 16 | 20 |
| 0 | 1 | 0 | 1 | 32 | 50 |
| 0 | 1 | 1 | 0 | 64 | 100 |
| 0 | 1 | 1 | 1 | 128 | 200 |

Table 6. Mux Channel Selection Bits

| CH3 | CH2 | CH1 | CHO | PGA112, PGA113 | PGA116, PGA117 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | VCAL/CH0 | VCAL/CH0 |
| 0 | 0 | 0 | 1 | CH1 | CH1 |
| 0 | 0 | 1 | 0 | $\mathrm{X}^{(1)}$ | CH2 |
| 0 | 0 | 1 | 1 | X | CH3 |
| 0 | 1 | 0 | 0 | X | CH4 |
| 0 | 1 | 0 | 1 | X | CH5 |
| 0 | 1 | 1 | 0 | X | CH6 |
| 0 | 1 | 1 | 1 | X | CH7 |
| 1 | 0 | 0 | 0 | X | CH8 |
| 1 | 0 | 0 | 1 | X | CH9 |
| 1 | 0 | 1 | 0 | X | $\mathrm{X}^{(1)}$ |
| 1 | 0 | 1 | 1 | Factory Reserved | Factory Reserved |
| 1 | 1 | 0 | 0 | CAL1 ${ }^{(2)}$ | CAL1 ${ }^{(2)}$ |
| 1 | 1 | 0 | 1 | CAL2 ${ }^{(3)}$ | CAL2 ${ }^{(3)}$ |
| 1 | 1 | 1 | 0 | CAL3 ${ }^{(4)}$ | CAL3 ${ }^{(4)}$ |
| 1 | 1 | 1 | 1 | CAL4 ${ }^{(5)}$ | CAL4 ${ }^{(5)}$ |

(1) $X=$ channel is not used.
(2) CAL1: connects to GND.
(3) CAL2: connects to $0.9 \mathrm{~V}_{\text {CAL }}$ -
(4) CAL3: connects to $0.1 \mathrm{~V}_{\text {CAL }}$ -
(5) CAL4: connects to $V_{\text {REF }}$.

## APPLICATION INFORMATION

## FUNCTIONAL DESCRIPTION

The PGA112/PGA113 and PGA116/PGA117 are single-ended input, single-supply, programmable gain amplifiers (PGAs) with an input multiplexer. Multiplexer channel selection and gain selection are done through a standard SPI interface. The PGA112/PGA113 have a two-channel input MUX and the PGA116/PGA117 have a 10 -channel input MUX. The PGA112 and PGA116 provide binary gain selections (1, 2, 4, 8, 16, 32, 64, 128) and the PGA113 and PGA117 provide scope gain selections (1, 2, 5, 10, 20, 50, 100, 200). All models use a split-supply architecture with an analog supply, $\mathrm{AV}_{\mathrm{DD}}$, and a digital supply, $D V_{D D}$. This split-supply architecture allows for ease of interface to analog-to-digital converters (ADCs) and microcontrollers in mixed-supply voltage systems, such as where the analog supply is +5 V and the digital supply is +3 V . Four internal calibration channels are provided for system-level calibration. The channels are tied to GND, $0.9 \mathrm{~V}_{\text {CAL }}, 0.1 \mathrm{~V}_{\text {CAL }}$, and $\mathrm{V}_{\mathrm{REF}}$, respectively. $\mathrm{V}_{\mathrm{CAL}}$, an external voltage connected to $\mathrm{V}_{\text {CaL }} / \mathrm{CHO}$, acts as the system calibration reference. If $\mathrm{V}_{\text {CAL }}$ is the system ADC reference, then gain and offset calibration on the ADC are easily accomplished through the PGA using only one MUX input. If calibration is not used, then $\mathrm{V}_{\mathrm{CaL}} / \mathrm{CHO}$ can be used as a standard MUX input. All four versions provide a $\mathrm{V}_{\text {REF }}$ pin that can be tied to ground or, for ease of scaling, to midsupply in single-supply systems where midsupply is used as a virtual ground. The PGA112/PGA113 offer a software-controlled shutdown feature for low standby power. The PGA116/PGA117 offer both hardwareand software-controlled shutdown for low standby power. The PGA112/PGA113 have a three-wire SPI digital interface; the PGA116/PGA117 have a four-wire SPI digital interface. The PGA116/117 also have daisy-chain capability.

## OP AMP: INPUT STAGE

The PGA op amp is a rail-to-rail input and output (RRIO) single-supply op amp. The input topology uses two separate input stages in parallel to achieve rail-to-rail input. As Figure 68 shows, there is a PMOS transistor on each input for operation down to ground; there is also an NMOS transistor on each input in parallel for operation to the positive supply rail. When the common-mode input voltage (that is, the single-ended input, because this PGA is configured internally for noninverting gain) crosses a level that is typically about 1.5 V below the positive supply, there is a transition between the NMOS and

PMOS transistors. The result of this transition appears as a small input offset voltage transition that is reflected to the output by the selected PGA gain. This transition may be either increasing or decreasing, and differs from part to part as described in Figure 69 and Figure 70. These figures illustrate possible differences in input offset voltage between two different devices when used with $A V_{D D}=+5 \mathrm{~V}$. Because the exact transition region varies from device to device, the Electrical Characteristics table specifies an input offset voltage above and below this input transition region.


Figure 68. PGA Rail-to-Rail Input Stage


Figure 69. Vos versus Input Voltage-Case 1


Figure 70. $\mathrm{V}_{\text {os }}$ versus Input Voltage-Case 2

## OP AMP: GENERAL GAIN EQUATIONS

Figure 71 shows the basic configuration for using the PGA as a gain block. $\mathrm{V}_{\text {OUT }} / \mathrm{V}_{\text {IN }}$ is the selected noninverting gain, depending on the model selected, for either binary or scope gains.


Figure 71. PGA Used as a Gain Block
$V_{\text {OUT }}=G \times V_{\text {IN }}$
Where:
$\mathrm{G}=1,2,4,8,16,32,64$, and 128 (binary gains)
$G=1,2,5,10,20,50,100$, and 200 (scope gains)
Figure 72 shows the PGA configuration and gain equations for $V_{\text {REF }}=A V_{\text {DD }} / 2$. $V_{\text {OUto }}$ is $V_{\text {OUT }}$ when CHO is selected and $\mathrm{V}_{\text {OUT1 }}$ is $\mathrm{V}_{\text {OUt }}$ when CH 1 is selected. Notice the $V_{\text {REF }}$ pin has no effect for $G=1$ because the internal feedback resistor, $\mathrm{R}_{\mathrm{F}}$, is shorted out. This configuration allows for positive and negative voltage excursions around a midsupply virtual ground.


Figure 72. PGA112/PGA113 Configuration for Positive and Negative Excursions Around Midsupply Virtual Ground
$V_{\text {OUTO }}=G \times V_{\text {INO }}-A V_{\text {DD }} / 2 \times(G-1)$
When: $\mathrm{G}=1$
Then: $\mathrm{V}_{\text {OUT0 }}=\mathrm{G} \times \mathrm{V}_{\text {INO }}$
$V_{\text {OUT1 }}=G \times\left(V_{\mathbb{N} 1}+A V_{D D} / 2\right)-A V_{D O} / 2 \times(G-1)$
$V_{\text {OUT } 1}=G \times V_{\mathbb{N} 1}+A V_{D D} / 2$, where: $-A V_{D D} / 2<G \times V_{\mathbb{N} 1}<+A V_{D D} / 2$

Where:
$G=1,2,4,8,16,32,64$, and 128 (binary gains) $G=1,2,5,10,20,50,100$, and 200 (scope gains)
Table 7 details the internal typical values for the op amp internal feedback resistor ( $\mathrm{R}_{\mathrm{F}}$ ) and op amp internal input resistor $\left(\mathrm{R}_{\mathrm{l}}\right)$ for both binary and scope gains.

Table 7. Typical $R_{F}$ and $R_{I}$ versus Gain

| Binary <br> Gain <br> $\mathbf{( V / V )}$ | $\mathbf{R}_{\mathbf{F}}(\mathbf{\Omega})$ | $\mathbf{R}_{\mathbf{I}}(\boldsymbol{\Omega})$ | Scope <br> $\mathbf{G a i n}$ <br> $\mathbf{( V / V )}$ | $\mathbf{R}_{\mathbf{F}}(\mathbf{\Omega})$ | $\mathbf{R}_{\mathbf{I}}(\boldsymbol{\Omega})$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 3.25 k | 1 | 0 | 3.25 k |
| 2 | 3.25 k | 3.25 k | 2 | 3.25 k | 3.25 k |
| 4 | 9.75 k | 3.25 k | 5 | 13 k | 3.25 k |
| 8 | 22.75 k | 3.25 k | 10 | 29.25 k | 3.25 k |
| 16 | 48.75 k | 3.25 k | 20 | 61.75 k | 3.25 k |
| 32 | 100.75 k | 3.25 k | 50 | 159.25 k | 3.25 k |
| 64 | 204.75 k | 3.25 k | 100 | 321.75 k | 3.25 k |
| 128 | 412.75 k | 3.25 k | 200 | 646.75 k | 3.25 k |

## OP AMP: FREQUENCY RESPONSE VERSUS GAIN

Table 8 documents how small-signal bandwidth and slew rate change correspond to changes in PGA gain.
Full power bandwidth (that is, the highest frequency that a sine wave can pass through the PGA for a given gain) is related to slew rate by Equation 4:
$S R(V / u s)=2 \pi f \times V_{\text {OP }}\left(1 \times 10^{-6}\right)$
Where:
SR = Slew rate in $\mathrm{V} / \mu \mathrm{s}$
$\mathrm{f}=$ Frequency in Hz
$\mathrm{V}_{\mathrm{OP}}=$ Output peak voltage in volts

## Example:

For $G=8$, then $S R=10.6 \mathrm{~V} / \mu$ s (slew rate rise is minimum slew rate).
For a 5 V system, choose $0.1 \mathrm{~V}<\mathrm{V}_{\text {OUT }}<4.9 \mathrm{~V}$ or $\mathrm{V}_{\text {OUTPP }}=4.8 \mathrm{~V}$ or $\mathrm{V}_{\text {OUTP }}=2.4 \mathrm{~V}$.
$\mathrm{SR}(\mathrm{V} / \mu \mathrm{s})=2 \pi \mathrm{f} \times \mathrm{V}_{\mathrm{OP}}\left(1 \times 10^{-6}\right)$.
$10.6=2 \pi f(2.4)\left(1 \times 10^{-6}\right) \rightarrow f=702.9 \mathrm{kHz}$
This example shows that a $G=8$ configuration can produce a $4.8 \mathrm{~V}_{\mathrm{PP}}$ sine wave with frequency up to 702.9 kHz . This computation only shows the theoretical upper limit of frequency for this example, but does not indicate the distortion of the sine wave. The acceptable distortion depends on the specific application. As a general guideline, maintain two to three times the calculated slew rate to minimize distortion on the sine wave. For this example, the application should only use $\mathrm{G}=8,4.8 \mathrm{~V}_{\mathrm{PP}}$, up to a frequency range of 234 kHz to 351 kHz , depending upon the acceptable distortion. For a given gain and slew rate requirement, check for adequate small-signal bandwidth (typical -3 dB frequency) in order to assure that the frequency of the signal can be passed without attenuation.

## ANALOG MUX

The analog input MUX provides two input channels for the PGA112/PGA113 and 10 input channels for the PGA116/PGA117. The MUX switches are designed to be break-before-make and thereby eliminate any concerns about shorting the two input signal sources together.
Four internal MUX CAL channels are included in the analog MUX for ease of system calibration. These CAL channels allow ADC gain and offset errors to be calibrated out. This calibration does not remove the offset and gain errors of the PGA for gains greater than 1, but most systems should see a significant increase in the ADC accuracy. In addition, these CAL channels can be used by the ADC to read the minimum and maximum possible voltages from the PGA. With these minimum and maximum levels known, the system architecture can be designed to indicate an out-of-range condition on the measured analog input signals if these levels are ever measured.

To use the CAL channels, $\mathrm{V}_{\text {CaL }} / \mathrm{CHO}$ must be permanently connected to the system ADC reference. There is a typical $100 \mathrm{k} \Omega$ load from $\mathrm{V}_{\text {CAL }} / \mathrm{CHO}$ to ground. Table 9 illustrates how to use the CAL channels with $\mathrm{V}_{\text {REF }}=$ ground. table 10 describes how to use the CAL channels with $\mathrm{V}_{\mathrm{REF}}=A V_{D D} / 2$. The $V_{\text {REF }}$ pin must be connected to a source that is low-impedance for both dc and ac in order to maintain gain and nonlinearity accuracy. Worst-case current demand on the $V_{\text {REF }}$ pin occurs when $G=1$ because there is a $3.25 \mathrm{k} \Omega$ resistor between $\mathrm{V}_{\text {OUt }}$ and $\mathrm{V}_{\text {REF }}$. For a 5 V system with $\mathrm{AV} \mathrm{V}_{\mathrm{DD}} / 2=2.5 \mathrm{~V}$, the $\mathrm{V}_{\text {REF }}$ pin buffer must source and sink $2.5 \mathrm{~V} / 3.25 \mathrm{k} \Omega=0.7 \mathrm{~mA}$ minimum for a $\vee_{\text {OUT }}$ that can swing from ground to +5 V .

Table 8. Frequency Response versus Gain ( $C_{L}=100 \mathrm{pF}, R_{L}=10 \mathrm{k} \Omega$ )

| BINARY GAIN (V/V) | TYPICAL -3dB FREQUENCY $(\mathrm{MHz})$ | SLEW <br> RATE- <br> FALL <br> (V/ $\mu \mathrm{s}$ ) | SLEW <br> RATE- <br> RISE <br> (V/ $\mu \mathbf{s}$ ) | $0.1 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | $0.01 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | SCOPE GAIN (V/V) | TYPICAL -3dB FREQUENCY $(\mathrm{MHz})$ | SLEW <br> RATE- <br> FALL <br> (V/ $\mu \mathbf{s}$ ) | SLEW <br> RATERISE <br> (V/ $/ \mathrm{s}$ ) | 0.1\% SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ | $0.01 \%$ SETTLING TIME: $4 V_{\text {PP }}$ $(\mu \mathrm{s})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 10 | 8 | 3 | 2 | 2.55 | 1 | 10 | 8 | 3 | 2 | 2.55 |
| 2 | 3.8 | 9 | 6.4 | 2 | 2.6 | 2 | 3.8 | 9 | 6.4 | 2 | 2.6 |
| 4 | 2 | 12.8 | 10.6 | 2 | 2.6 | 5 | 1.8 | 12.8 | 10.6 | 2 | 2.6 |
| 8 | 1.8 | 12.8 | 10.6 | 2 | 2.6 | 10 | 1.8 | 12.8 | 10.6 | 2.2 | 2.6 |
| 16 | 1.6 | 12.8 | 12.8 | 2.3 | 2.6 | 20 | 1.3 | 12.8 | 9.1 | 2.3 | 2.8 |
| 32 | 1.8 | 12.8 | 13.3 | 2.3 | 3 | 50 | 0.9 | 9.1 | 7.1 | 2.4 | 3.8 |
| 64 | 0.6 | 4 | 3.5 | 3 | 6 | 100 | 0.38 | 4 | 3.5 | 4.4 | 7 |
| 128 | 0.35 | 2.5 | 2.5 | 4.8 | 8 | 200 | 0.23 | 2.3 | 2 | 6.9 | 10 |



Figure 73. Using CAL Channels with $\mathrm{V}_{\text {REF }}=\mathrm{Ground}$
Table 9. Using the MUX CAL Channels with $\mathrm{V}_{\text {REF }}=\mathrm{GND}$
$\left(A V_{D D}=3 V, D V_{D D}=3 V\right.$, $A D C$ Ref $=2.5 V$, and $\left.V_{\text {REF }}=G N D\right)$

| FUNCTION | $\begin{gathered} \text { MUX } \\ \text { SELECT } \end{gathered}$ | GAIN SELECT | MUX INPUT | OP AMP <br> (+In) | OP AMP <br> (V ${ }_{\text {OUT }}$ ) | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum Signal | CAL1 | 1 | GND | GND | 50 mV | Minimum signal level that the MUX, op amp, and ADC can read. Op amp $V_{\text {OUT }}$ is limited by negative saturation. |
| Gain Calibration | CAL2 | 1 | $\begin{gathered} 0.9 \times \\ \left(\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO} 0\right) \end{gathered}$ | 2.25 V | 2.25 V | 90\% ADC Ref for system full-scale or gain calibration of the ADC. |
| Maximum Signal | CAL2 | 2 | $\begin{gathered} 0.9 \times \\ \left(\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO} 0\right) \end{gathered}$ | 2.25 V | 2.95 V | Maximum signal level that the MUX, op amp, and ADC can read. Op amp $V_{\text {OUt }}$ is limited by positive saturation. System is limited by ADC max input of 2.5V (ADC Ref $=2.5 \mathrm{~V}$ ). |
| Offset Calibration | CAL3 | 1 | $\begin{gathered} 0.1 \times \\ \left(\mathrm{V}_{\mathrm{CAL}} / \mathrm{CHO}\right) \end{gathered}$ | 0.25 V | 0.25 V | 10\% ADC Ref for system offset calibration of the ADC. |
| Minimum Signal | CAL4 | 1 | $V_{\text {REF }}$ | GND | 50 mV | Minimum signal level that the MUX, op amp, and ADC can read. Op amp $\mathrm{V}_{\text {OUT }}$ is limited by negative saturation. |



Figure 74. Using CAL Channels with $\mathrm{V}_{\mathrm{REF}}=A \mathrm{~V}_{\mathrm{DD}} / \mathbf{2}$

Table 10. Using the MUX CAL Channels with $\mathrm{V}_{\text {REF }}=A V_{D D} / \mathbf{2}$
$\left(A V_{D D}=3 V, D V_{D D}=3 V\right.$, $A D C$ Ref $=3 V$, and $\left.V_{\text {REF }}=1.5 \mathrm{~V}\right)$

| FUNCTION | MUX <br> SELECT | GAIN <br> SELECT | MUX INPUT | OP AMP <br> $(+I n)$ | OP AMP <br> $\left(V_{\text {OUT }}\right)$ | DESCRIPTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |

## SYSTEM CALIBRATION USING THE PGA

Analog-to-digital converters (ADCs) contain two major errors that can be easily removed by calibration at a system level. These errors are gain error and offset error, as shown in Figure 75. Figure 75 shows a typical transfer function for a 12-bit ADC. The analog input is on the $x$-axis with a range from $O V$ to ( $\mathrm{V}_{\text {REF_ADC }}-1 \mathrm{LSB}$ ), where $\mathrm{V}_{\text {REF_ADC }}$ is the ADC reference voltage. The $y$-axis is the hexadecimal equivalent of the digital codes that result from ADC conversions. The dotted red line represents an ideal transfer function with 0000 h representing 0 V analog input and OFFFh representing an analog input of ( $\mathrm{V}_{\text {REF_ADC }}-1 \mathrm{LSB}$ ). The solid blue line illustrates the offset error. Although the solid blue line includes both offset error and gain error, at an analog input of 0 V the offset error voltage, $\mathrm{V}_{\mathrm{Z}_{\text {ACTUAL }}}$, can be measured. The dashed black line represents the transfer function with gain error. The dashed black line is equivalent to the solid blue line without the offset error, and can be measured and computed using $\mathrm{V}_{\mathrm{ZACTUAL}}$ and $\mathrm{V}_{\text {Z_IDEAL }}$. The difference between the dashed black line and the dotted red line is the gain error. Gain and offset error can be computed by taking zero input and full-scale input readings. Using these error calculations, compute a calibrated ADC reading to remove the ADC gain and offset error.


Figure 75. ADC Offset and Gain Error

In practice, the zero input ( OV ) or full-scale input ( $\mathrm{V}_{\text {REF ADC }}$ - 1LSB) of ADCs cannot always be measured because of internal offset error and gain error. However, if measurements are made very close to the full-scale input and the zero input, both zero and full-scale can be calibrated very accurately with the assumption of linearity from the calibration points to the desired end points of the ADC ideal transfer function. For the zero calibration, choose $10 \% \mathrm{~V}_{\text {REF ADC }}$; this value should be above the internal offset error and sufficiently out of the noise floor range of the ADC. For the gain calibration, choose $90 \% \mathrm{~V}_{\text {REF_ADC }}$; this value should be less than the internal gain error and sufficiently below the tolerance of $\mathrm{V}_{\text {REF. }}$. These key points can be summarized in this way:
For zero calibration:

- The ADC cannot read the ideal zero because of offset error
- Must be far enough above ground to be above noise floor and ADC offset error
- Therefore, choose $10 \% \mathrm{~V}_{\text {REF_ADC }}$ for zero calibration
For gain calibration:
- The ADC cannot read the ideal full-scale because of gain error
- Must be far enough below full-scale to be below the $\mathrm{V}_{\text {REF }}$ tolerance and ADC gain error
- Therefore, choose $90 \% \mathrm{~V}_{\text {REF_ADC }}$ for gain calibration

The 12-bit ADC example in Figure 76 illustrates the technique for calibrating an ADC using a $10 \% V_{\text {REF_ADC }}$ and $90 \% V_{\text {REF_ADC }}$ reading where $V_{\text {REF }} A D C$ is the ADC reference voltage. Note that the $10 \% \bar{V}_{\text {REF }}$ reading also contains a gain error because it is not a $\mathrm{V}_{\mathbb{I N}}=0$ calibration point. First, use the $90 \% \mathrm{~V}_{\text {REF }}$ and $10 \% \mathrm{~V}_{\text {REF }}$ points to compute the measured gain error. The measured gain error is then used to remove the gain error from the $10 \% \mathrm{~V}_{\text {REF }}$ reading, giving a measured $10 \% \mathrm{~V}_{\text {REF }}$ number. The measured $10 \% \mathrm{~V}_{\mathrm{REF}}$ number is used to compute the measured offset error.


Figure 76. 12-Bit Example of ADC Calibration for Gain and Offset Error

The gain error and offset error in ADC readings can be calibrated by using $10 \% \mathrm{~V}_{\text {REF_ADC }}$ and $90 \% V_{\text {REF_ADC }}$ calibration points. Because the calibration is ratiometric to $V_{\text {REF ADC }}$, the exact value of $V_{\text {REF adc }}$ does not need to be known in the end application.
Follow these steps to compute a calibrated ADC reading:

1. Take the ADC reading at $\mathrm{V}_{\mathrm{IN}}=90 \% \times \mathrm{V}_{\text {REF }}$ and $\mathrm{V}_{\mathrm{IN}}=10 \% \times \mathrm{V}_{\text {REF }}$. The ADC readings for $10 \% \mathrm{~V}_{\text {REF }}$ and $90 \% \mathrm{~V}_{\text {REF }}$ are taken.

$$
\begin{align*}
& \mathrm{V}_{\text {REF }} 90=0.9\left(\mathrm{~V}_{\text {REF_ADC }}\right)  \tag{5}\\
& \mathrm{V}_{\text {REF }} 10=0.1\left(\mathrm{~V}_{\text {REF_ADC }}\right)  \tag{6}\\
& \mathrm{V}_{\text {MEAS }} 90=A D C_{\text {MEASUREMENT }} \text { at } \mathrm{V}_{\text {REF }} 90  \tag{7}\\
& \mathrm{~V}_{\text {MEAS }} 10=A D C_{\text {MEASUREMENT }} \text { at } \mathrm{V}_{\text {REF }} 10 \tag{8}
\end{align*}
$$

2. Compute the ADC measured gain. The slope of the curve connecting the measured $10 \% \mathrm{~V}_{\text {REF }}$ and measured $90 \% \mathrm{~V}_{\text {REF }}$ point is computed and compared to the slope between the ideal $10 \% \mathrm{~V}_{\text {REF }}$ and ideal $90 \% \mathrm{~V}_{\text {REF }}$. This result is the measured gain.

$$
\begin{equation*}
G_{\text {MEAS }}=\frac{V_{\text {MEAS }} 90-V_{\text {MEAS }} 10}{V_{\text {REF }} 90-V_{\text {REF }} 10} \tag{9}
\end{equation*}
$$

3. Compute the ADC measured offset. The measured offset is computed by taking the difference between the measured $10 \% \mathrm{~V}_{\text {REF }}$ and the (ideal $\left.10 \% \mathrm{~V}_{\text {REF }}\right) \times$ (measured gain).

$$
\begin{equation*}
\mathrm{O}_{\text {MEAS }}=\mathrm{V}_{\text {MEAS }} 10-\left(\mathrm{V}_{\text {REF }} 10 \times \mathrm{G}_{\text {MEAS }}\right) \tag{10}
\end{equation*}
$$

4. Compute the calibrated ADC readings.

$$
\begin{align*}
& V_{\text {AD_MEAS }}=A n y V_{I N} A D C_{\text {MEASUREMENT }}  \tag{11}\\
& V_{\text {ADC_CAL }}=\frac{V_{A D \_M E A S}-O_{\text {MEAS }}}{G_{\text {MEAS }}} \tag{12}
\end{align*}
$$

Any ADC reading can therefore be calibrated by removing the gain error and offset error. The measured offset is subtracted from the ADC reading and then divided by the measured gain to give a corrected reading. If this calibration is performed on a timed basis, relative to the specific application, gain and offset error over temperature are also removed from the ADC reading by calibration.
For example; given:

- 12-Bit ADC
- ADC Gain Error $=+6 \mathrm{LSB}$
- ADC Offset Error = +4LSB
- ADC Reference ( $\mathrm{V}_{\text {REF_ADC }}$ ) $=+5 \mathrm{~V}$
- Temperature $=+25^{\circ} \mathrm{C}$

Table 11 shows the resulting system accuracy.

Table 11. Bits of System Accuracy ${ }^{(1)}$ (to 0.5LSB)

| $\mathrm{V}_{\text {IN }}$ | ADC ACCURACY WITHOUT <br> CALIBRATION | ADC ACCURACY WITH PGA112 <br> CALIBRATION |
| :---: | :---: | :---: |
| $10 \% \mathrm{~V}_{\text {REF_ADC }}$ | 8.80 Bits | 12.80 Bits |
| $90 \% \mathrm{~V}_{\text {REF_ADC }}$ | 7.77 Bits | 11.06 Bits |

[^0]
## APPLICATIONS: GENERAL-PURPOSE INPUT SCALING

Figure 77 is an example application that demonstrates the flexibility of the PGA for general-purpose input scaling. $\mathrm{V}_{\text {INO }}$ is a $\pm 100 \mathrm{mV}$ input that is ac-coupled into CHO. The PGA112/PGA113 is powered from a +5 V supply voltage, $\mathrm{V}_{\mathrm{S}}$, and configured with the $\mathrm{V}_{\text {REF }}$ pin connected to $\mathrm{V}_{\mathrm{S}} / 2$ $(+2.5 \mathrm{~V}) . \mathrm{V}_{\text {СНо }}$ is the $\pm 100 \mathrm{mV}$ input, level-shifted and centered on $\mathrm{V}_{\mathrm{S}} / 2(+2.5 \mathrm{~V})$. A gain of 20 is applied to CHO , and because of the PGA113 configuration, the output voltage at $\mathrm{V}_{\text {OUT }}$ is $\pm 2 \mathrm{~V}$ centered on $\mathrm{V}_{\mathrm{S}} / 2$ (+2.5V).

CH 1 is set to $\mathrm{G}=1$; through a resistive divider and scalar network, we can read $\pm 5 \mathrm{~V}$ or 0 V . This setting provides bipolar to single-ended input scaling.

Table 12 summarizes the scaling resistor values for $\mathrm{R}_{\mathrm{A}}, \mathrm{R}_{\mathrm{X}}$, and $\mathrm{R}_{\mathrm{B}}$ for different ADC Ref voltages. $V_{\text {REF_ADC }}$ is the reference voltage used for the ADC connected to the PGA112/PGA113 output. It is assumed the ADC input range is 0 V to $\mathrm{V}_{\text {REF fac }}$. The Bipolar Input to Single-Supply Scaling section gives the algorithm to compute resistor values for references not listed in table 12 As a general guideline, $R_{B}$ should be chosen such that the input on-channel current multiplied by $R_{B}$ is less than or equal to the input offset voltage. This value ensures that the scaling network contributes no more error than the input offset voltage. Individual applications may require other design trade-offs.


Figure 77. General-Purpose Input Scaling

Table 12. Bipolar to Single-Ended Input Scaling ${ }^{(1)(2)}$

| $\mathrm{V}_{\text {REF_ADC }}(\mathrm{V})$ | $\mathrm{V}_{\text {IN1 }}$ (V) | CH1 INPUT | $\mathrm{R}_{\mathrm{A}}(\mathrm{k} \Omega)$ | $\mathrm{R}_{\mathrm{X}}(\Omega)$ | $\mathrm{R}_{\mathrm{B}}(\mathrm{k} \Omega)$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 2.5 | -5 | 0.047613 | 9.2 | 4.81k | 10 |
|  | 0 | 1.247613 |  |  |  |
|  | 5 | 2.447613 |  |  |  |
| 2.5 | -10 | 0.050317 | 3.16 | 2.4k | 10 |
|  | 0 | 1.250317 |  |  |  |
|  | 10 | 2.450317 |  |  |  |
| 3 | -5 | 0.058003 | 13.5 | 5.76k | 10 |
|  | 0 | 1.498003 |  |  |  |
|  | 5 | 2.938003 |  |  |  |
| 3 | -10 | 0.059303 | 4.02 | 2.87k | 10 |
|  | 0 | 1.499303 |  |  |  |
|  | 10 | 2.939303 |  |  |  |
| 4.096 | -5 | 0.082224 | 37 | 7.87k | 10 |
|  | 0 | 2.048304 |  |  |  |
|  | 5 | 4.014384 |  |  |  |
| 4.096 | -10 | 0.086018 | 6.49 | 3.92k | 10 |
|  | 0 | 2.052098 |  |  |  |
|  | 10 | 4.018178 |  |  |  |
| 5 | -5 | 0.093506 | 24 | 965 | 10 |
|  | 0 | 2.493506 |  |  |  |
|  | 5 | 4.893506 |  |  |  |
| 5 | -10 | 0.095227 | 9.2 | 4.81k | 10 |
|  | 0 | 2.495227 |  |  |  |
|  | 10 | 4.895227 |  |  |  |

(1) Scaling is based on $0.02\left(\mathrm{~V}_{\text {REF_ADC }}\right)$ to $0.98\left(\mathrm{~V}_{\mathrm{REF}}\right.$ ADC $)$, using standard $0.1 \%$ resistor values.
(2) Assumes symmetrical $\mathrm{V}_{\mathrm{IN}}$ and symmetrical scaling for CH 1 input minimum and maximum.

## Bipolar Input to Single-Supply Scaling

Note that this process assumes a symmetrical $\mathrm{V}_{\mathrm{IN} 1}$ and that symmetrical scaling is used for CH 1 input minimum and maximum values. The following steps give the algorithm to compute resistor values for references not listed in Table 12.
Step 1: Choose the following:
a. $\mathrm{V}_{\text {REF_ADC }}=2.5 \mathrm{~V}$ (ADC reference voltage)
b. $\left|\mathrm{V}_{\mathbb{N} 1}\right|=5$
(magnitude of $\mathrm{V}_{\mathbb{N}}$, assuming scaling is for $\pm \mathrm{V}_{\mathbb{N} 1}$ )
c. Choose $R_{B}$ as a standard resistor value. The input on-channel current multiplied by $\mathrm{R}_{\mathrm{B}}$ should be less than the input offset voltage, such that $R_{B}$ is not a major source of inaccuracy.
$\mathrm{R}_{\mathrm{B}}=10 \mathrm{k} \Omega$ (select as a starting value for resistors)
d. For the most negative $\mathrm{V}_{\mathbb{I N} 1}$, choose the percentage (in decimal format) of $\mathrm{V}_{\text {REF_ADC }}$ desired at the ADC input.
$\mathrm{k}_{\text {vo- }}=0.02$
(CH1 input $=\mathrm{k}_{\text {Vo- }} \times \mathrm{V}_{\text {REF_ADC }}$ when $\left.\mathrm{V}_{\mathrm{IN}_{1}}=-\mathrm{V}_{\mathrm{IN} 1}\right)$
e. For the most positive $\mathrm{V}_{\mathrm{IN} 1}$, choose the percentage (in decimal format) of $\mathrm{V}_{\text {REF_ADC }}$ desired at the ADC input. Since this scaling is based on symmetry, $\mathrm{k}_{\text {vo+ }}$ must be the same percentage away from $V_{\text {REF_ADC }}$ at the upper limit as at the lower limit where $\mathrm{k}_{\mathrm{vo}}$ - is computed.
$\mathrm{k}_{\mathrm{vO}_{+}}=1-\mathrm{k}_{\mathrm{vo}}-$
$\mathrm{k}_{\mathrm{VO}_{+}}=1-0.02=0.98$
$\left(\mathrm{CH} 1\right.$ input $=\mathrm{k}_{\mathrm{VO}+} \times \mathrm{V}_{\text {REF_ADC }}$ when $\left.\mathrm{V}_{\mathrm{IN}_{1}}=+\mathrm{V}_{\mathrm{IN} 1}\right)$
Step 2: Compute the following:
a. To simplify analysis, create one constant called $\mathrm{k}_{\mathrm{vo}}$.
$\mathrm{k}_{\mathrm{vo}}=\mathrm{k}_{\mathrm{vo}_{+}-}-\mathrm{k}_{\mathrm{vo}-}$
$0.96=0.98-0.02$
b. A constant, g , is created to simplify resistor value computations.

$$
\mathrm{g}=\frac{\mathrm{k}_{\mathrm{VO}} \times \mathrm{V}_{\text {REF_ADC }}}{2 \times\left|\mathrm{V}_{\text {IN1 }}\right|-\mathrm{k}_{\mathrm{VO}} \times \mathrm{V}_{\text {REF_ADC }}}
$$

$0.315789474=\frac{0.96 \times 2.5}{2 \times 5-0.96 \times 2.5}$
c. $R_{A}$ is now selected from the starting value of $R_{B}$ and the g constant.

$$
\begin{aligned}
R_{A} & =\frac{2 \times R_{B} \times g}{1-g} \\
9.23077 \mathrm{k} \Omega & =\frac{2 \times 10 \mathrm{k} \Omega \times 0.315789474}{1-0.315789474}
\end{aligned}
$$

d. $R_{x}$ can now be computed from the starting value of $R_{B}$ and the computed value for $R_{A}$.
$R_{X}=\frac{R_{B} \times R_{A}}{R_{B}+R_{A}}$
$4.81 \mathrm{k} \Omega=\frac{10 \mathrm{k} \Omega \times 9.23077 \mathrm{k} \Omega}{10 \mathrm{k} \Omega+9.23077 \mathrm{k} \Omega}$


Figure 78. Bipolar to Single-Ended Input Algorithm

## APPLICATIONS: HIGH GAIN/WIDE BANDWIDTH CONSIDERATIONS

As a result of the combination of wide bandwidth and high gain capability of the PGA112/PGA113 and PGA116/PGA117, there are several printed circuit board (PCB) design and system recommendations to consider for optimum application performance.

1. Power-supply bypass. Bypass each power-supply pin separately. Use a ceramic capacitor connected directly from the power-supply pin to the ground pin of the IC on the same PCB plane. Vias can then be used to connect to ground and voltage planes. This configuration keeps parasitic inductive paths out of the local bypass for the PGA. Good analog design practice dictates the use of a large value tantalum bypass capacitor on the PCB for each respective voltage.

Texas
INSTRUMENTS
2. Signal trace routing. Keep $\mathrm{V}_{\text {Out }}$ and other low impedance traces away from MUX channel inputs that are high impedance. Poor signal routing can cause positive feedback, unwanted oscillations, or excessive overshoot and ringing on step-changing signals. If the input signals are particularly noisy, separate MUX input channels with guard traces on either side of the signal traces. Connect the guard traces to ground near the PGA and at the signal entry point into the PCB. On multilayer PCBs, ensure that there are no parallel traces near MUX input traces on adjacent layers; capacitive coupling from other layers can be a problem. Use ground planes to isolate MUX input signal traces from signal traces on other layers.
Additionally, group and route the digital signals into the PGA as far away as possible from the analog MUX input signals. Most digital signals are fast rise/fall time signals with low-impedance drive capability that can easily couple into the high-impedance inputs of the input MUX channels. This coupling can create unwanted noise that gains up to $\mathrm{V}_{\text {Out }}$.
3. Input MUX channels and source impedance. Input MUX channels are high-impedance; when combined with high gain, the channels can pick up unwanted noise. Keep the input signal sources low-impedance (< 10k $\Omega$ ). Also, consider bypassing input MUX channels with a ceramic bypass capacitor directly at the MUX input pin.

Bypass capacitors greater than 100pF are recommended. Lower impedances and a bypass capacitor placed directly at the input MUX channels keep crosstalk between channels to a minimum as a result of parasitic capacitive coupling from adjacent PCB traces and pin-to-pin capacitance.

## APPLICATIONS: DRIVING/INTERFACING TO ADCS

CDAC SAR ADCs contain an input sampling capacitor, $\mathrm{C}_{\mathrm{SH}}$, to sample the input signal during a sample period as shown in Figure 79. After the sample period, $\mathrm{C}_{\mathrm{SH}}$ is removed from the input signal. Subsequent comparisons of the charge stored on $\mathrm{C}_{\mathrm{SH}}$ are performed during the ADC conversion process. To achieve optimal op amp stability, input signal settling, and the demands for charge from the input signal conditioning circuitry, most ADC applications are optimized by the use of a resistor ( $\mathrm{R}_{\mathrm{FILT}}$ ) and capacitor ( $\mathrm{C}_{\text {FILT }}$ ) filter placed between the op amp output and ADC input. For the PGA112/PGA113, or the PGA116/PGA117, setting $\mathrm{C}_{\text {FILT }}=1 \mathrm{nF}$ and $\mathrm{R}_{\text {FILT }}=$ $100 \Omega$ yields optimum system performance for sampling converters operating at speeds up to 500 kHz , depending upon the application settling time and accuracy requirements.


Figure 79. Driving/Interfacing to ADCs

## POWER SUPPLIES

Figure 80 shows a typical mixed-supply voltage system where the analog supply, $\mathrm{AV}_{\mathrm{DD}}$, is +5 V and the digital supply voltage, $\mathrm{DV}_{\mathrm{DD}}$, is +3 V . The analog output stage of the PGA and the SPI interface digital circuitry are both powered from $\mathrm{DV}_{\mathrm{DD}}$. When considering the power required for $\mathrm{DV}_{\mathrm{DD}}$, use the Electrical Characteristics table and add any load current anticipated on $V_{\text {Out }}$; this load current must be provided by $D V_{D D}$. This split-supply architecture ensures compatible logic levels with the microcontroller. It also ensures that the PGA output cannot run the input for the onboard ADC into an overvoltage condition; this condition could cause device latch-up and system lock-up, and require power-supply sequencing. Each supply pin should be individually bypassed with a $0.1 \mu \mathrm{~F}$ ceramic capacitor directly at the device to ground. If there is only one power supply in the system, $A V_{D D}$ and $D V_{D D}$ can both be connected to the same supply; however, it is recommended to use individual bypass capacitors directly at each respective supply pin to a single point ground. $\mathrm{V}_{\text {OUT }}$ is diode-clamped to $A V_{D D}$ (as shown in Figure 80); therefore, set $\mathrm{DV}_{\mathrm{DD}}$ less than or equal to $\bar{A} V_{D D}+0.3 V . D V_{D D}$ and $A V_{D D}$ must be within the operating voltage range of +2.2 V to +5.5 V .

At initial power-on, the state of the PGA is $G=1$ and Channel 0 active. CAUTION: For most applications, set $A V_{D D} \geq D V_{D D}$ to prevent $V_{\text {OUT }}$ from driving current into $A V_{D D}$ and raising the voltage level of $A V_{D D}$.

## SHUTDOWN AND POWER-ON-RESET (POR)

The PGA112/PGA113 have a software shutdown mode, and the PGA116/PGA117 offer both a hardware and software shutdown mode. When the PGA is shut down, it goes into a low-power standby mode. The Electrical Characteristics table details the current draw in shutdown mode with and without the SPI interface being clocked. In shutdown mode, $R_{F}$ and $R_{1}$ remain connected between $V_{\text {OUT }}$ and $V_{\text {REF }}$.
When $D V_{D D}$ is less than 1.6 V , the digital interface is disabled and the channel and gain selections are held to the respective POR states of Gain = 1 and Channel $=V_{C A L} / C H 0$. When $D V_{D D}$ is above 1.8 V , the digital interface is enabled and the POR gain and channel states remain unchanged until a valid SPI communication is received.


Figure 80. Split Power-Supply Architecture: $A V_{D D} \neq \mathrm{DV}_{\mathrm{DD}}$ InSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead/Ball Finish <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking <br> (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGA112AIDGSR | ACtive | VSSOP | DGS | 10 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | P112 | Samples |
| PGA112AIDGSRG4 | ACTIVE | VSSOP | DGS | 10 | 2500 | $\begin{aligned} & \text { Green (RoHS } \\ & \& \text { no } \mathrm{Sb} / \mathrm{Br}) \end{aligned}$ | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P112 | Samples |
| PGA112AIDGST | ACTIVE | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU CU NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | P112 | Samples |
| PGA112AIDGSTG4 | ACtive | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P112 | Samples |
| PGA113AIDGSR | ACTIVE | VSSOP | DGS | 10 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P113 | Samples |
| PGA113AIDGSRG4 | ACTIVE | VSSOP | DGS | 10 | 2500 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P113 | Samples |
| PGA113AIDGST | ACTIVE | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P113 | Samples |
| PGA113AIDGSTG4 | ACTIVE | VSSOP | DGS | 10 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | P113 | Samples |
| PGA116AIPW | ACtive | TSSOP | PW | 20 | 70 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PGA116 | Samples |
| PGA116AIPWG4 | ACTIVE | TSSOP | PW | 20 | 70 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PGA116 | Samples |
| PGA116AIPWR | ACtive | TSSOP | PW | 20 | 2000 | $\begin{gathered} \text { Green (RoHS } \\ \text { \& no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PGA116 | Samples |
| PGA117AIPW | ACTIVE | TSSOP | PW | 20 | 70 | $\begin{gathered} \text { Green (RoHS } \\ \& \text { no Sb/Br) } \\ \hline \end{gathered}$ | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PGA117 | Samples |
| PGA117AIPWR | ACTIVE | TSSOP | PW | 20 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | PGA117 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined
Pb -Free (RoHS): Tl's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine ( Br ) and Antimony ( Sb ) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " $\sim$ " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION


*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> $\mathbf{W}(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | $\mathbf{W}$ <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGA112AIDGSR | VSSOP | DGS | 10 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| PGA112AIDGST | VSSOP | DGS | 10 | 250 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| PGA112AIDGST | VSSOP | DGS | 10 | 250 | 180.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| PGA113AIDGSR | VSSOP | DGS | 10 | 2500 | 330.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| PGA113AIDGST | VSSOP | DGS | 10 | 250 | 180.0 | 12.4 | 5.3 | 3.3 | 1.3 | 8.0 | 12.0 | Q1 |
| PGA116AIPWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |
| PGA117AIPWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PGA112AIDGSR | VSSOP | DGS | 10 | 2500 | 370.0 | 355.0 | 55.0 |
| PGA112AIDGST | VSSOP | DGS | 10 | 250 | 366.0 | 364.0 | 50.0 |
| PGA112AIDGST | VSSOP | DGS | 10 | 250 | 195.0 | 200.0 | 45.0 |
| PGA113AIDGSR | VSSOP | DGS | 10 | 2500 | 370.0 | 355.0 | 55.0 |
| PGA113AIDGST | VSSOP | DGS | 10 | 250 | 195.0 | 200.0 | 45.0 |
| PGA116AIPWR | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 |
| PGA117AIPWR | TSSOP | PW | 20 | 2000 | 367.0 | 367.0 | 38.0 |



NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion.
D. Falls within JEDEC MO-187 variation BA.

## DGS (S-PDSO-G10)

## PLASTIC SMALL OUTLINE PACKAGE



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate designs.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G20)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shal not exceed 0,15 each side
D Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153

| $P W$ (R-PDSO-G20) | PLASTIC SMALL OUTLINE |
| :---: | :---: |
| Example Board Layout | Based on a stencil thickness of .127 mm (.005inch). |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products

Audio
Amplifiers
Data Converters
DLP® Products
DSP
Clocks and Timers
Interface
Logic
Power Mgmt
Microcontrollers
RFID
OMAP Applications Processors
Wireless Connectivity

## Applications

Automotive and Transportation
Communications and Telecom
Computers and Peripherals
Consumer Electronics
Energy and Lighting
Industrial
Medical
Security
Space, Avionics and Defense
Video and Imaging

TI E2E Community
www.ti.com/automotive
www.ti.com/communications
www.ti.com/computers
www.ti.com/consumer-apps
www.ti.com/energy
www.ti.com/industrial
www.ti.com/medical
www.ti.com/security
www.ti.com/space-avionics-defense
www.ti.com/video
e2e.ti.com
www.ti.com/wirelessconnectivity


[^0]:    (1) Difference in maximum input offset voltage for $\mathrm{V}_{\mathbb{I N}}=10 \% \mathrm{~V}_{\text {REF_ADC }}$ and $\mathrm{V}_{\mathbb{I N}}=90 \% \mathrm{~V}_{\text {REF_ADC }}$ is the reason for different accuracies.

