

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

# KF353


## Dual Operational Amplifier (JFET)

### Features


- Internally trimmed offset voltage: 10mV
- Low input bias current: 50pA
- Wide gain bandwidth: 4MHz
- High slew rate: 13V/μs
- High Input impedance:  $10^{12}\Omega$

### Description

The KF353 is a JFET input operational amplifier with an internally compensated input offset voltage. The JFET input device provides wide bandwidth, low input bias currents and offset currents.




### Internal Block Diagram



## Schematic Diagram

(One Section Only)



## Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power Supply Voltage	VCC	±18	V
Differential Input Voltage	V <sub>I(DIFF)</sub>	30	V
Input Voltage Range	V <sub>I</sub>	±15	V
Output Short Circuit Duration	-	Continuous	-
Power Dissipation	P <sub>D</sub>	500	mW
Operating Temperature Range	T <sub>OPR</sub>	0 ~ +70	°C
Storage Temperature Range	T <sub>STG</sub>	-65 ~ +150	°C

## Electrical Characteristics


(VCC = +15V, VEE = -15V, TA = 25 °C, unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Offset Voltage	V <sub>IO</sub>	R <sub>S</sub> = 10KΩ 0 °C ≤ T <sub>A</sub> ≤ +70 °C	-	5.0	10	mV
			-	-	-	
Input Offset Voltage Drift	ΔV <sub>IO</sub> /ΔT	R <sub>S</sub> = 10KΩ 0 °C ≤ T <sub>A</sub> ≤ +70 °C	-	10	-	μV/°C
Input Offset Current	I <sub>IO</sub>	0 °C ≤ T <sub>A</sub> ≤ +70 °C	-	25	100	pA
			-	-	4	nA
Input Bias Current	I <sub>BIAS</sub>	0 °C ≤ T <sub>A</sub> ≤ +70 °C	-	50	200	pA
			-	-	8	nA
Input Resistance	R <sub>I</sub>	-	-	10 <sup>12</sup>	-	Ω
Large Signal Voltage Gain	G <sub>V</sub>	V <sub>O</sub> (P-P) = ±10V R <sub>L</sub> = 2KΩ 0 °C ≤ T <sub>A</sub> ≤ +70 °C	25	100	-	V/mV
			15	-	-	-
Output Voltage Swing	V <sub>O</sub> (P-P)	R <sub>L</sub> = 10KΩ	±12	±13.5	-	V
Input Voltage Range	V <sub>I</sub> (R)	-	±11	±15/-12	-	V
Common Mode Rejection Ratio	CMRR	R <sub>S</sub> ≤ 10KΩ	70	100	-	dB
Power Supply Rejection Ratio	PSRR	R <sub>S</sub> ≤ 10KΩ	70	100	-	dB
Power Supply Current	I <sub>CC</sub>	-	-	3.6	6.5	mA
Slew Rate	SR	G <sub>V</sub> = 1	-	13	-	V/μS
Gain-Bandwidth Product	GBW	-	-	4	-	MHz
Channel Separation	CS	f = 1Hz ~ 20KHz (Input referenced)	-	120	-	dB
Equivalent Input Noise Voltage	V <sub>NI</sub>	R <sub>S</sub> = 100Ω f = 1KHz	-	16	-	nV/ √Hz
Equivalent Input Noise Current	I <sub>NI</sub>	f = 1KHz	-	0.01	-	pA/ √Hz

# Mechanical Dimensions

## Package

### 8-DIP



---

## Ordering Information

Product Number	Package	Operating Temperature
KF353	8-DIP	0 ~ + 70°C

**DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

**LIFE SUPPORT POLICY**

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.