

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



TDA9885; TDA9886

I²C-bus controlled single and multistandard alignment-free IF-PLL demodulators

Rev. 03 — 16 December 2008

Product data sheet

1. General description

The TDA9885 is an alignment-free multistandard (PAL and NTSC) vision and sound IF signal Phase-Locked Loop (PLL) demodulator for negative modulation only and FM processing.

The TDA9886 is an alignment-free multistandard (PAL, SECAM and NTSC) vision and sound IF signal PLL demodulator for positive and negative modulation, including sound AM and FM processing.

2. Features

- 5 V supply voltage
- Gain controlled wideband Vision Intermediate Frequency (VIF) amplifier, AC-coupled
- Multistandard true synchronous demodulation with active carrier regeneration: very linear demodulation, good intermodulation figures, reduced harmonics, and excellent pulse response
- Gated phase detector for L and L-accent standard
- Fully integrated VIF Voltage-Controlled Oscillator (VCO), alignment-free, frequencies switchable for all negative and positive modulated standards via I²C-bus
- Digital acquisition help, VIF frequencies of 33.4 MHz, 33.9 MHz, 38.0 MHz, 38.9 MHz, 45.75 MHz and 58.75 MHz
- 4 MHz reference frequency input: signal from PLL tuning system or operating as crystal oscillator
- VIF Automatic Gain Control (AGC) detector for gain control, operating as peak sync detector for negative modulated signals and as a peak white detector for positive modulated signals
- Precise fully digital Automatic Frequency Control (AFC) detector with 4-bit digital-to-analog converter, AFC bits readable via I²C-bus
- **TakeOver Point (TOP) adjustable via I²C-bus or alternatively with potentiometer**
- Fully integrated sound carrier trap for 4.5 MHz, 5.5 MHz, 6.0 MHz and 6.5 MHz, controlled by FM-PLL oscillator
- Sound IF (SIF) input for single reference Quasi Split Sound (QSS) mode, PLL controlled
- SIF AGC for gain controlled SIF amplifier, single reference QSS mixer able to operate in high performance single reference QSS mode and in intercarrier mode, switchable via I²C-bus
- AM demodulator without extra reference circuit
- Alignment-free selective FM-PLL demodulator with high linearity and low noise



TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

- Four selectable I²C-bus addresses
- I²C-bus control for all functions
- I²C-bus transceiver with pin programmable Module ADdress (MAD)

3. Applications

■ TV, VTR, PC, and STB applications

4. Quick reference data

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
VP	supply voltage		<u>[1]</u>	4.5	5.0	5.5	V
l _P	supply current			52	63	70	mA
τ _P	time constant (R \times C) for network at pin V_P	for applications without I ² C-bus		1.2	-	-	μs
Video part							
V _{i(VIF)(rms)}	VIF input voltage sensitivity (RMS value)	-1 dB video at output		-	60	100	μV
G _{VIF(cr)}	control range VIF gain	see Figure 9		60	66	-	dB
f _{VIF}	vision carrier operating	see Table 13		-	33.4	-	MHz
	frequencies			-	33.9	-	MHz
				-	38.0	-	MHz
				-	38.9	-	MHz
				-	45.75	-	MHz
				-	58.75	-	MHz
Δf_{VIF}	VIF frequency window of digital acquisition help	related to f _{VIF} ; see Figure 12		-	±2.3	-	MHz
V _{o(v)(p-p)}	video output voltage (peak-to-peak value)	see Figure 7					
		normal mode (sound carrier trap active) and sound carrier on		1.7	2.0	2.3	V
		trap bypass mode and sound carrier off	[2]	0.95	1.10	1.25	V
G _{dif}	differential gain	"ITU-T J.63 line 330"	[3]				
		B/G standard		-	-	5	%
		L standard		-	-	7	%
φdif	differential phase	"ITU-T J.63 line 330"		-	2	4	deg
B _{v(-1dB)}	–1 dB video bandwidth	trap bypass mode and sound carrier off; AC load: C_L < 20 pF, R_L > 1 k\Omega	[2]	5	6	-	MHz
B _{v(-3dB)(trap)}	-3 dB video bandwidth	f _{trap} = 4.5 MHz	<u>[4]</u>	3.95	4.05	-	MHz
	including sound carrier	f _{trap} = 5.5 MHz	<u>[4]</u>	4.90	5.00	-	MHz
	trap	f _{trap} = 6.0 MHz	<u>[4]</u>	5.40	5.50	-	MHz
		f _{trap} = 6.5 MHz	<u>[4]</u>	5.50	5.95	-	MHz
α _{SC1}	attenuation at first sound	f = 4.5 MHz		30	36		dB

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
S/N _W	weighted signal-to-noise ratio	unified weighting filter (<i>"ITU-T J.61"</i>); see <u>Figure 13</u>	<u>[5]</u>	56	59	-	dB
PSRR _{CVBS}	power supply ripple rejection on pin CVBS	f _{ripple} = 70 Hz; video signal; grey level; positive and negative modulation; see <u>Figure 8</u>		20	25	-	dB
AFC _{stps}	AFC control steepness	definition: $\Delta I_{AFC} / \Delta f_{VIF}$		0.85	1.05	1.25	μA/kHz
Audio part							
V _{o(AF)(rms)}	AF output voltage (RMS value)	27 kHz FM deviation; 50 μs de-emphasis		430	540	650	mV
THD	total harmonic distortion	25 kHz FM deviation; 50 μs de-emphasis		-	0.15	0.50	%
		54 % AM modulation		-	0.5	1.0	%
B _{AF(-3dB)}	-3 dB AF bandwidth	without de-emphasis; measured with FM-PLL filter of <u>Figure 26</u>		80	100	-	kHz
S/N _{W(AF)}	weighted signal-to-noise	black picture; see Figure 21		50	56	-	dB
	ratio of audio signal	in accordance with "ITU-R BS.468-4"		45	50	-	dB
α _{AM(sup)}	AM suppression of FM demodulator	referenced to 27 kHz FM deviation; 50 μ s de-emphasis; AM: f = 1 kHz; m = 54 %		40	46	-	dB
PSRR _{AM}	power supply ripple rejection	see Figure 8		20	26	-	dB
PSRR _{FM}	power supply ripple rejection	f _{ripple} = 70 Hz; see <u>Figure 8</u>		14	20	-	dB
V _{o(intc)(rms)}	IF intercarrier output level	QSS mode; SC ₁ ; SC ₂ off		90	140	180	mV
	(RMS value)	L standard; without modulation		90	140	180	mV
		intercarrier mode; PC / $SC_1 = 20 \text{ dB}$; $SC_2 \text{ off}$	<u>[6]</u>	-	75	-	mV
Reference	frequency input; pin REF						
f _{ref}	reference signal frequency		[7]	-	4	-	MHz
V _{ref(rms)}	reference signal voltage (RMS value)	operation as input terminal		80	-	400	mV

[1] Values of video and sound parameters can be decreased at V_P = 4.5 V.

[2] The sound carrier trap can be bypassed by switching the l²C-bus. In this way the full composite video spectrum appears at pin CVBS. The amplitude is 1.1 V (p-p).

[3] Condition: luminance range (5 steps) from 0 % to 100 %.

[4] AC load; $C_L < 20 \text{ pF}$ and $R_L > 1 \text{ k}\Omega$. The sound carrier frequencies (depending on TV standard) are attenuated by the integrated sound carrier traps (see Figure 15 to Figure 20; |H (s)| is the absolute value of transfer function).

- [5] S/N is the ratio of black-to-white amplitude to the noise voltage (RMS value measured on pin CVBS and tested at video black level, 'quiet line'). Noise analyzer settings: B = 5 MHz, 200 kHz high-pass and sound carrier trap on. In case of S/N_W weighted in accordance with "*ITU-T J.61*". Measurements taken for B/G standard.
- [6] The intercarrier output signal at pin SIOMAD can be calculated by the following formula taking into account the internal video signal with

1.1 V (p-p) as a reference:
$$V_{o(intc)(rms)} = 1.1 \times \frac{1}{2\sqrt{2}} \times 10^r$$
 V and $r = \frac{1}{20} \times \left(\frac{V_{i(SC)}}{V_{i(PC)}} (dB) + 6 \ dB \pm 3 \ dB\right)$, where: $\frac{1}{2\sqrt{2}}$ is the

correction term for RMS value, $\frac{V_{i(SC)}}{V_{i(PC)}}$ (*dB*) is the sound-to-picture carrier ratio at pins VIF1 and VIF2 in dB, 6 dB is the correction term

of internal circuitry and ± 3 dB is the tolerance of video output and intercarrier output V_{o(intc)(rms)}.

TDA9885_TDA9886_3
Product data sheet


TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

[7] Pin REF is able to operate as a 1-pin crystal oscillator input as well as an external reference signal input, e.g. from the tuning system.

5. Ordering information

Table 2. Ordering	g information	1							
Type number	Package								
	Name	Description	Version						
TDA9885T/V3	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
TDA9885TS/V3	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
TDA9885HN/V3	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body $5 \times 5 \times 0.85$ mm	SOT617-3						
TDA9886T/V4	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
TDA9886TS/V4	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
TDA9886HN/V4	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body $5 \times 5 \times 0.85$ mm	SOT617-3						
TDA9885T/V5	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
TDA9885TS/V5	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
TDA9885HN/V5	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 \times 5 \times 0.85 mm	SOT617-3						
TDA9886T/V5	SO24	plastic small outline package; 24 leads; body width 7.5 mm	SOT137-1						
TDA9886TS/V5	SSOP24	plastic shrink small outline package; 24 leads; body width 5.3 mm	SOT340-1						
TDA9886HN/V5	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body $5 \times 5 \times 0.85$ mm	SOT617-3						



0

Block diagram

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

3. All rights reserved. 5 of 56


Rev. 03 — 16 December 2008

Product data sheet

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

7. Pinning information



7.1 Pinning

7.2 Pin description

Fymal TDA9885T TDA9885T TDA9885TTDA9885T TDA9885TTDA9885T TDA9885TTDA9885T TDA9885TTDA9885T TDA9885TVIF1113030VIF differential input 1VIF2223131VIF differential input 2N.C.332not connectedn.c3232not connectedFMPL4422MPLL for loop filterFMPL444MPLL for loop filterDEK53Gde-emphasis output for capacitorAFD644GAFD7GGGNC7GGGNC7audio outputGNC7audio output and outputNC998GAUD101010GSIMD121111Sound intercarrier output and MAD select with resistorNC131414Sound intercarrier output and MAD select with resistorNC141414Sound intercarrier output and MAD select with resistorNC141516Not connectedNC141416Not connectedNC1415Inter AGC outputNC1414Not connectedNC1414Not connectedNC1414Not connectedNC1516Inter AGC output <t< th=""><th>Table 3.</th><th>Pin descript</th><th>tion</th><th></th><th></th><th></th></t<>	Table 3.	Pin descript	tion			
VIF11 DA9885TSTDA9886TSMonoMonoVIF2113030VIF differential input 1VIF2223131VIF differential input 2NIF22332not connectedOP13311output port 1; open-collectorFMPL4422FM PLL for loop filterDEEM553de-emphasis output for capacitorAFD6644AFDC-decoupling capacitorDGN07755digital groundn.c66not connectedAUD881not connectedAUD881PC-bus data input and outputTOP9988SCL1111sound intercarrier output and MAD select with resistorn.c.12121111sound intercarrier output and MAD select with resistorn.c1212not connectedSCL141515turer AGC outputNCGC-16164 MHz crystal or reference signal inputVIFAG-16164 MHz crystal or reference signal inputVAGC-16164 MHz crystal or reference signal inputVAGC-16164 MHz crystal or reference signal inputNAGC171819not connectedNAGC16 <th>Symbol</th> <th>Pin</th> <th></th> <th></th> <th></th> <th>Description</th>	Symbol	Pin				Description
VIF2223131VIF differential input 2n.c3232not connectedOP13311output port 1; open-collectorFMPLL4422FM PLL for loop filterDEEM5533de-emphasis output for capacitorAFD664A FD C-decoupling capacitorDGND7755digital groundn.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101010IPC-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1414not connectedn.c.131313not connectedn.c.16-17VIF AGC for capacitorn.c.181810not connectedn.c.181313not connectedn.c.1919not connectedr.c.16-17NGC for capacitor164 MHz crystal or reference signal inputVAGC-1818composite video outputn.c.16-17NIF AGC for capacitorn.c.171818composite video outputNPL1919 <td< td=""><td></td><td></td><td></td><td>TDA9885HN</td><td>TDA9886HN</td><td></td></td<>				TDA9885HN	TDA9886HN	
n.c3232not connectedOP13311output port 1; open-collectorFMPLL4422FM PLL for loop filterDEEM5533de-emphasis output for capacitorAFD6644A FDC-decoupling capacitorDGND7755digital groundn.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099liC-bus clock inputSCL111010liC-bus clock inputSOMAD121212not connectedn.c1212not connectedn.c.131313not connectedn.c.161414not connectedr.d.1718164 MHz crystal or reference signal inputVAGC-1617VIF AGC for capacitorn.c.171818composite video outputn.c.171814VIF AGC for capacitorn.d.1919not connectedVPL1919not connectedVPL191212supply voltageVPL191212supply voltageVPL161714VIF PLL to loop filter <td>VIF1</td> <td>1</td> <td>1</td> <td>30</td> <td>30</td> <td>VIF differential input 1</td>	VIF1	1	1	30	30	VIF differential input 1
OP13311output port 1; open-collectorFMPLL422FM PLL for loop filterDEEM5533de-emphasis output for capacitorDEM6644AF DC-decoupling capacitorDGND7755digital groundn.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099IfC-bus clock inputSCL11111010IfC-bus clock inputSIOMD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.1313not connectedn.c.1414not connectedTAGC141414not connectedrker1515tuner AGC outputREF151664MHz crystal or reference signal inputVAGC-177not connectedCNB19not connectedVPL1818composite video outputNC-17NFACC for capacitorn.c.16-17NC1818composite video outputNC-19not connectedVPL191910viFPL	VIF2	2	2	31	31	VIF differential input 2
FMPLL4422FM PLL for loop filterDEFM5533de-emphasis output for capacitorAFD6644AF DC-decouping capacitorDGND7755digital groundn.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099IPC-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c.1414not connectedTAGC1415tuner AGC outputREF1516164 MHz crystal or reference signal inputVAGC-17-not connectedr.c.16-17Not connectedREF15151616AGND1818composite video outputn.c.122222supply voltageVPLL19910ortonnectedREF19101010VPLL16-17NC164 MHz crystal or reference signal inputVAGC-1818REF191010REF<	n.c.	-	-	32	32	not connected
DEEM55344AF DC-decoupling capacitorAFD6644AF DC-decoupling capacitorDGND7755digital groundn.c60not connectedAUD8877audio outputTOP9988tuner AGC TOP foresistor adjustmentSDA10109912C-bus clock inputSCL11111012C-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c.1414not connectedr.c.1516164Hz crystal or paciforn.c.15151616sound intercarrier outputVAGC-1717NIT AGC or paciforn.c.1516164Hz crystal or paciforn.c.171818composite video outputn.c1919not connectedCVBS171718sound and ggroundVPLU19192121VIF PLL for loop filterVPL212222supply voltageAFC212325not connectedSUR21212110supply voltageREF1	OP1	3	3	1	1	output port 1; open-collector
AFD6644AF DC-decoupling capacitorDGND7755digital groundn.c6not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099I²C-bus data input and outputSCL11111010I²C-bus clock inputSIOMA12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedr.c1414not connectedTAGC141515tuner AGC outputREF1516164 MHz crystal or reference signal inputVAGC-1818composite video outputn.c.171818composite video outputn.c.1919not connectedr.c.122121VIF PLL for loop filtervPM20202222supply voltager.c.19191414r.c.191910n.c.16-17r.c.16-n.c.16-n.c.1718n.c.1820n.c.1921r.d.2121r.	FMPLL	4	4	2	2	FM PLL for loop filter
DGND7755digital groundn.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099!?C-bus data input and outputSCL11111010!?C-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c.1414not connectedREF1515tuner AGC outputREF16-17VAGC-1818composite video outputnot connectedn.c1919n.c1919n.c1220n.c.16-NGC-17NGC-18NGND1818Opper2020AGND1818Opper2121Opper22222424Opper2225not connectedSIF12323242424Opper242424Opper222424Opper2325	DEEM	5	5	3	3	de-emphasis output for capacitor
n.c66not connectedAUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099I²C-bus data input and outputSCL11111010I²C-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c.1414not connectedr.c1414r.d.1515tuner AGC outputREF15151616r.d.16-17VIF AGC for capacitorn.c.16-17ot connectedVAGC-1719not connectedCVBS171718composite video outputn.c1919n.c1919not connectedQND182020alog groundVPLL19192121VP202222suply voltageAFC21212424OP2222225not connectedSIF123232626SIF differential input 1 and MAD select with resistorn.c2525not connected </td <td>AFD</td> <td>6</td> <td>6</td> <td>4</td> <td>4</td> <td>AF DC-decoupling capacitor</td>	AFD	6	6	4	4	AF DC-decoupling capacitor
AUD8877audio outputTOP9988tuner AGC TOP for resistor adjustmentSDA101099I²C-bus data input and outputSICL11111010I²C-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC14141515tuner AGC outputREF151516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17-not connectedCVBS17171818composite video outputn.c1919not connectedVPL1919not connectedanalog groundVPL18182020analog groundVPL192121VIF PLL for loop filterVP20222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistor <td>DGND</td> <td>7</td> <td>7</td> <td>5</td> <td>5</td> <td>digital ground</td>	DGND	7	7	5	5	digital ground
TOP9988tuner AGC TOP for resistor adjustmentSDA101099IPC-bus data input and outputSCL11111010IPC-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC141515tuner AGC outputREF1516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17not connectedrn.c.171818composite video outputn.c1919not connectedVPM191910contocnectedVPLL19192121VIF PLL for loop filterVPL212323AFC outputOP2222424output port 2; open-collectorn.c2525not connectedSIF1232426SIF differential input 1 and MAD select with resistorSIF224242721SIF differential input 2 and MAD select with resistor	n.c.	-	-	6	6	not connected
SDA101099IPC-bus data input and outputSCL11111010IPC-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC141515tuner AGC outputREF1515166VAGC-1617VIF AGC for capacitorn.c.16-17vot connectedr.c.16-17not connectedr.c.16-17vot posite video outputNAGC-1818composite video outputn.c1919not connectedVPBL1919not connectedVPLL192121VIF PLL for loop filterVPL202222supply voltageAFC212124output port 2; open-collectorn.c25not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistor	AUD	8	8	7	7	audio output
SCL11111010I2C-bus clock inputSIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC141515tuner AGC outputREF1515166VAGC-1617VIF AGC for capacitorn.c.16-17VIF AGC for capacitorn.c.171818composite video outputVAGD182020analog groundVPLL191910not connectedVPLL192121VIF PLL for loop filterVPL212323AFC outputOP2222424output port 2; open-collectorn.c15SIF differential input 1 and MAD select with resistorSIF123232626SIF differential input 2 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistor	TOP	9	9	8	8	tuner AGC TOP for resistor adjustment
SIOMAD12121111sound intercarrier output and MAD select with resistorn.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC141414not connectedTAGC141515tuner AGC outputREF15151664 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17Not connectedCVBS17171818composite video outputn.c1919not connectedVPLL19192121VIF PLL for loop filterVp202222supply voltageAFC21212325not connectedNr.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	SDA	10	10	9	9	I ² C-bus data input and output
n.c1212not connectedn.c.131313not connectedn.c1414not connectedTAGC14141515tuner AGC outputREF151516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17Not connectedCVBS17171818composite video outputn.c1919not connectedVPLL192121VIF PLL for loop filterVP20202222supply voltageAFC21212424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	SCL	11	11	10	10	I ² C-bus clock input
n.c.13131314not connectedn.c1414not connectedTAGC14141515tuner AGC outputREF151516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17not connectedCVBS17171818composite video outputn.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVp202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	SIOMAD	12	12	11	11	sound intercarrier output and MAD select with resistor
n.c1414not connectedTAGC14141515tuner AGC outputREF151516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17VIF AGC for capacitorn.c.16-17or connectedCVBS17171818composite video outputn.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVp20202222supply voltageAFC212123AFC outputOP2222424output port 2; open-collectorn.c2525not connectedSIF1232326SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	n.c.	-	-	12	12	not connected
TAGC 14 15 15 tuner AGC output REF 15 15 16 4 MHz crystal or reference signal input VAGC - 16 17 VIF AGC for capacitor n.c. 16 - 17 VIF AGC for capacitor n.c. 16 - 17 VIF AGC for capacitor n.c. 16 - 17 not connected CVBS 17 17 18 18 composite video output n.c. - - 19 not connected AGND 18 18 20 analog ground VPLL 19 21 21 VIF PLL for loop filter Vp 20 22 22 supply voltage AFC 21 23 23 AFC output OP2 22 24 24 output port 2; open-collector n.c. - - 25 not connected SIF1 23 23 26	n.c.	13	13	13	13	not connected
REF151516164 MHz crystal or reference signal inputVAGC-16-17VIF AGC for capacitorn.c.16-17-not connectedCVBS17171818composite video outputn.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVP20202222supply voltageAFC212323AFC outputOP222222424SIF1232326SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	n.c.	-	-	14	14	not connected
VAGC - 16 - 17 VIF AGC for capacitor n.c. 16 - 17 - not connected CVBS 17 17 18 18 composite video output n.c. - - 19 19 not connected AGND 18 18 20 20 analog ground VPLL 19 19 21 21 VIF PLL for loop filter VP 20 20 22 22 supply voltage AFC 21 21 23 AFC output OP2 22 22 24 output port 2; open-collector n.c. - - 25 25 not connected SIF1 23 23 26 SIF differential input 1 and MAD select with resistor SIF2 24 24 27 SIF differential input 2 and MAD select with resistor n.c. - - 28 28 not connected	TAGC	14	14	15	15	tuner AGC output
n.c.16-17-not connectedCVBS17171818composite video outputn.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVp202022supply voltageAFC21212323AFC outputOP22222240utput port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	REF	15	15	16	16	4 MHz crystal or reference signal input
CVBS17171818composite video outputn.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVp20202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	VAGC	-	16	-	17	VIF AGC for capacitor
n.c1919not connectedAGND18182020analog groundVPLL19192121VIF PLL for loop filterVp20202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	n.c.	16	-	17	-	not connected
AGND18182020analog groundVPLL19192121VIF PLL for loop filterVP20202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	CVBS	17	17	18	18	composite video output
VPLL19192121VIF PLL for loop filterVP20202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	n.c.	-	-	19	19	not connected
VP20202222supply voltageAFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	AGND	18	18	20	20	analog ground
AFC21212323AFC outputOP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	VPLL	19	19	21	21	VIF PLL for loop filter
OP222222424output port 2; open-collectorn.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	VP	20	20	22	22	supply voltage
n.c2525not connectedSIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	AFC	21	21	23	23	AFC output
SIF123232626SIF differential input 1 and MAD select with resistorSIF224242727SIF differential input 2 and MAD select with resistorn.c2828not connected	OP2	22	22	24	24	output port 2; open-collector
SIF2242727SIF differential input 2 and MAD select with resistorn.c2828not connected	n.c.	-	-	25	25	not connected
n.c 28 28 not connected	SIF1	23	23	26	26	SIF differential input 1 and MAD select with resistor
	SIF2	24	24	27	27	SIF differential input 2 and MAD select with resistor
n.c 29 29 not connected	n.c.	-	-	28	28	not connected
	n.c.	-	-	29	29	not connected

8. Functional description

Figure 1 shows the simplified block diagram of the device which comprises the following functional blocks:

- VIF amplifier
- Tuner AGC and VIF AGC
- VIF-AGC detector
- Frequency Phase-Locked Loop (FPLL) detector
- VCO and divider
- AFC and digital acquisition help
- Video demodulator and amplifier
- Sound carrier trap
- SIF amplifier
- SIF-AGC detector
- Single reference QSS mixer
- AM demodulator
- FM demodulator and acquisition help
- Audio amplifier and mute time constant
- Internal voltage stabilizer
- I²C-bus transceiver and MAD

8.1 VIF amplifier

The VIF amplifier consists of three AC-coupled differential stages. Gain control is performed by emitter degeneration and collector resistor variation. The total gain control range is typically 66 dB. The differential input impedance is typically 2 k Ω in parallel with 3 pF.

8.2 Tuner AGC and VIF AGC

This block adapts the voltage, generated at the VIF-AGC detector, to the internal signal processing at the VIF amplifier and performs the tuner AGC control current generation. The onset of the tuner AGC control current generation can be set either via the I²C-bus (see <u>Table 12</u>) or optionally by a potentiometer at pin TOP (in case that the I²C-bus information cannot be stored, related to the device). The presence of a potentiometer is automatically detected and the I²C-bus setting is disabled.

Furthermore, derived from the AGC detector voltage, a comparator is used to detect if the corresponding VIF input voltage is higher than 200 μ V. This information can be read out via the I²C-bus (bit VIFLEV = 1).

8.3 VIF-AGC detector

Gain control is performed by sync level detection (negative modulation) or peak white detection (positive modulation).

For negative modulation, the sync level voltage is stored at an integrated capacitor by means of a fast peak detector. This voltage is compared with a reference voltage (nominal sync level) by a comparator which charges or discharges the integrated AGC capacitor for providing of the required VIF gain. The time constants for decreasing or increasing the gain are nearly equal and the total AGC reaction time is fast to cope with 'aeroplane fluttering'.

For positive modulation, the white peak level voltage is compared with a reference voltage (nominal white level) by a comparator which charges (fast) or discharges (slow) the external AGC capacitor directly for providing the required VIF gain. The need of a very long time constant for VIF gain increase is due to peak white level may appear only once in a field. In order to reduce this time constant, an additional level detector increases the discharging current of the AGC capacitor (fast mode) in the event of a decreasing VIF amplitude step controlled by the detected actual black level voltage. The threshold level for fast mode AGC is typically –6 dB video amplitude. The fast mode state is also transferred to the SIF-AGC detector for speed-up. In case of missing peak white pulses, the VIF gain increase is limited to typically +3 dB by comparing the detected actual black level voltage with a corresponding reference voltage.

8.4 FPLL detector

The VIF amplifier output signal is fed into a frequency detector and into a phase detector via a limiting amplifier for removing the video AM.

During acquisition the frequency detector produces a current proportional to the frequency difference between the VIF and the VCO signals. After frequency lock-in the phase detector produces a current proportional to the phase difference between the VIF and the VCO signals. The currents from the frequency and phase detectors are charged into the loop filter which controls the VIF VCO and locks it to the frequency and phase of the VIF carrier.

For a positive modulated VIF signal, the charging currents are optional gated by the composite sync in order to avoid signal distortion in case of overmodulation. The gating depth is switchable via the I^2 C-bus.

8.5 VCO and divider

The VCO of the VIF FPLL operates as an integrated low radiation relaxation oscillator at double the picture carrier frequency. The control voltage, required to tune the VCO to double the picture carrier frequency, is generated at the loop filter by the frequency phase detector. The possible frequency range is 50 MHz to 140 MHz (typical value).

The oscillator frequency is divided-by-two to provide two differential square wave signals with exactly 90 degrees phase difference, independent of the frequency, for use in the FPLL detectors, the video demodulator and the intercarrier mixer.

8.6 AFC and digital acquisition help

Each relaxation oscillator of the VIF-PLL and FM-PLL demodulator has a wide frequency range. To prevent false locking of the PLLs and with respect to the catching range, the digital acquisition help provides an individual control, until the frequency of the VCO is within the preselected standard dependent lock-in window of the PLL.

The in-window and out-window control at the FM PLL is additionally used to mute the audio stage (if auto mute is selected via the l²C-bus).

The working principle of the digital acquisition help is as follows. The PLL VCO output is connected to a down counter which has a predefined start value (standard dependent). The VCO frequency clocks the down counter for a fixed gate time. Thereafter, the down counter stop value is analyzed. In case the stop value is higher (lower) than the expected value range, the VCO frequency is lower (higher) than the wanted lock-in window frequency range. A positive (negative) control current is injected into the PLL loop filter and consequently the VCO frequency is increased (decreased) and a new counting cycle starts.

The gate time as well as the control logic of the acquisition help circuit is dependent on the precision of the reference signal at pin REF. Operation as a crystal oscillator is possible as well as connecting this input via a serial capacitor to an external reference frequency, e.g. the tuning system oscillator.

The AFC signal is derived from the corresponding down counter stop value after a counting cycle. The last four bits are latched and can be read out via the I²C-bus (see Table 8). Also the digital-to-analog converted value is given as current at pin AFC.

8.7 Video demodulator and amplifier

The video demodulator is realized by a multiplier which is designed for low distortion and large bandwidth. The VIF signal is multiplied with the 'in phase' signal of the VIF-PLL VCO.

The demodulator output signal is fed into the video preamplifier via a level shift stage with integrated low-pass filter to achieve carrier harmonics attenuation.

The output signal of the preamplifier is fed to the VIF-AGC detector (see Section 8.3) and in the sound trap mode also fed internally to the integrated sound carrier trap (see Section 8.8). The differential trap output signal is converted to a single-ended signal and amplified by the following post-amplifier. The video output level at pin CVBS is 2 V (p-p).

In the trap bypass mode the output signal of the preamplifier is fed directly through the post-amplifier to pin CVBS. The output video level is 1.1 V (p-p) for using an external sound trap with 10 % overall loss.

Noise clipping is provided in both cases.

8.8 Sound carrier trap

The sound trap is constructed of three separate traps to realize sufficient suppression of the first and second sound carriers.

For frequency control of the sound trap additionally a reference low-pass filter and a phase detector are built in.

A sound carrier reference signal is fed into the reference low-pass filter and is shifted by nominal 90 degrees. The phase detector compares the original reference signal with the signal shifted by the reference filter and produces a DC voltage by charging or discharging an integrated capacitor with a current proportional to the phase difference between both signals, respectively to the frequency error of the integrated filters. The DC voltage controls the frequency position of the reference filter and the sound trap. So the accurate frequency position for the different standards is set by the sound carrier reference signal.

8.9 SIF amplifier

The SIF amplifier consists of three AC-coupled differential stages. Gain control is performed by emitter degeneration and collector resistor variation. The total gain control range is typically 66 dB. The differential input impedance is typically 2 k Ω in parallel with 3 pF.

8.10 SIF-AGC detector

SIF gain control is performed by detection and controlling to a reference value of the DC component of the AM demodulator output signal. This DC signal corresponds directly to the SIF voltage at the output of the SIF amplifier so that a constant SIF signal is supplied to the AM demodulator and to the single reference QSS mixer.

By switching the gain of the input amplifier of the SIF-AGC detector via the I²C-bus, the internal SIF level for FM sound is 5.5 dB lower than for AM sound. This is to adapt the SIF-AGC characteristic to the VIF-AGC characteristic. The adaption is ideal for a picture-to-sound FM carrier ratio of 13 dB.

Via a comparator, the integrated AGC capacitor is charged or discharged for providing the required SIF gain. Due to AM sound, the AGC reaction time is slow ($f_c < 20$ Hz for the closed AGC loop). For reducing this AM sound time constant in the event of a decreasing IF amplitude step, the charge/discharge current of the AGC capacitor is increased (fast mode) when the VIF-AGC detector (at positive modulation mode) operates in the fast mode too. An additional circuit (threshold approximately 7 dB) ensures a very fast gain reduction for a large increasing IF amplitude step.

8.11 Single reference QSS mixer

With the present system a high performance Hi-Fi stereo sound processing can be achieved. For a simplified application without a SIF SAW filter, the single reference QSS mixer can be switched to the intercarrier mode via the l²C-bus.

The single reference QSS mixer generates the 2nd FM TV sound intercarrier signal. It is realized by a linear multiplier which multiplies the SIF amplifier output signal and the VIF-PLL VCO signal (90 degrees output) which is locked to the picture carrier. In this way the QSS mixer operates as a quadrature mixer in the intercarrier mode and provides suppression of the low frequency video signals.

The QSS mixer output signal is fed internally via a high-pass and low-pass combination to the FM demodulator as well as via an operational amplifier to the intercarrier output pin SIOMAD.

8.12 AM demodulator

The amplitude modulated SIF amplifier output signal is fed both to a two-stage limiting amplifier that removes the AM and to a linear multiplier. The result of the multiplication of the SIF signal with the limiter output signal is AM demodulation (passive synchronous demodulator). The demodulator output signal is fed via a low-pass filter that attenuates the carrier harmonics and through the input amplifier of the SIF-AGC detector to the audio amplifier.

8.13 FM demodulator and acquisition help

The narrowband FM-PLL detector consists of:

- Gain controlled FM amplifier and AGC detector
- Narrowband PLL

The 2nd SIF signal from the intercarrier mixer is fed to the input of an AC-coupled gain controlled amplifier with two stages. The gain controlled output signal is fed to the phase detector of the narrowband FM PLL (FM demodulator). For good selectivity and robustness against disturbance caused by the video signal, a high linearity of the gain controlled FM amplifier and of the phase detector as well as a constant signal level are required. The gain control is done by means of an 'in phase' demodulator for the 2nd SIF signal (from the output of the FM amplifier). The demodulation output is fed into a comparator for charging or discharging the integrated AGC capacitor. This leads to a mean value AGC loop to control the gain of the FM amplifier.

The FM demodulator is realized as a narrowband PLL with an external loop filter, which provides the necessary selectivity (bandwidth approximately 100 kHz). To achieve good selectivity, a linear phase detector and a constant input level are required. The gain controlled intercarrier signal from the FM amplifier is fed to the phase detector. The phase detector controls via the loop filter the integrated low radiation relaxation oscillator. The designed frequency range is from 4 MHz to 7 MHz.

The VCO within the FM PLL is phase-locked to the incoming 2nd SIF signal, which is frequency modulated. As well as this, the VCO control voltage is superimposed by the AF voltage. Therefore, the VCO tracks with the FM of the 2nd SIF signal. So, the AF voltage is present at the loop filter and is typically 5 mV (RMS) for 27 kHz FM deviation. This AF signal is fed via a buffer to the audio amplifier.

The correct locking of the PLL is supported by the digital acquisition help circuit (see <u>Section 8.6</u>).

8.14 Audio amplifier and mute time constant

The audio amplifier consists of two parts:

- AF preamplifier
- AF output amplifier

The AF preamplifier used for FM sound is an operational amplifier with internal feedback, high gain and high common mode rejection. The AF voltage from the PLL demodulator is 5 mV (RMS) for a frequency deviation of 27 kHz and is amplified by 30 dB. By the use of a DC operating point control circuit (with external capacitor CAF), the AF preamplifier is decoupled from the PLL DC voltage. The low-pass characteristic of the amplifier reduces the harmonics of the 2nd SIF signal at the AF output terminal.

For FM sound a switchable de-emphasis network (with external capacitor) is implemented between the preamplifier and the output amplifier.

The AF output amplifier provides the required AF output level by a rail-to-rail output stage. A preceding stage makes use of an input selector for switching between FM sound, AM sound and mute state. The gain can be switched between 10 dB (normal) and 4 dB (reduced).

Switching to the mute state is controlled automatically, dependent on the digital acquisition help in case the VCO of the FM PLL is not in the required frequency window. This is done by a time constant: fast for switching to the mute state and slow (typically 40 ms) for switching to the no-mute state.

All switching functions are controlled via the I²C-bus:

- AM sound, FM sound and forced mute
- Auto mute enable or disable
- De-emphasis off or on with 50 μs or 75 μs
- Audio gain normal or reduced

8.15 Internal voltage stabilizer

The band gap circuit internally generates a voltage of approximately 2.4 V, independent of supply voltage and temperature. A voltage regulator circuit, connected to this voltage, produces a constant voltage of 3.55 V which is used as an internal reference voltage.

8.16 I²C-bus transceiver and MAD

The device can be controlled via the 2-wire I^2C -bus by a microcontroller. Two wires carry serial data (SDA) and serial clock (SCL) information between the devices connected to the I^2C -bus.

The device has an I²C-bus slave transceiver with auto-increment. The circuit operates up to clock frequencies of 400 kHz.

A slave address is sent from the master to the slave receiver. To avoid conflicts in a real application with other devices providing similar or complementing functions, there are four possible slave addresses available. These MADs can be selected by connecting resistors on pin SIOMAD and/or pins SIF1 and SIF2 (see Figure 26). Pin SIOMAD relates with bit A0 and pins SIF1 and SIF2 relate with bit A3. The slave addresses of this device are given in Table 4.


The power-on preset value is dependent on the use of pin SIOMAD and can be chosen for 45.75 MHz NTSC as default (pin SIOMAD left open-circuit) or 58.75 MHz NTSC (resistor on pin SIOMAD). In this way the device can be used without the I²C-bus as an NTSC only device.

Remark: In case of using the device without the l^2C -bus, then the rise time of the supply voltage after switching on power must be longer than 1.2 µs.

Slave address	Selectable address bit		Resistor on pin		
	A3	A0	SIF1 and SIF2	SIOMAD	
MAD1	0	1	no	no	
MAD2	0	0	no	yes	
MAD3	1	1	yes	no	
MAD4	1	0	yes	yes	

I²C-bus control 9.

9.1 Read format



The master generates an acknowledge when it has received the data word READ. The master next generates an acknowledge, then slave begins transmitting the data word READ, and so on until the master generates an acknowledge-not bit and transmits a STOP condition.

9.1.1 Slave address

The first module address MAD1 is the standard address (see Table 4).

Table 5. Slave addresses

For MAD activation via external resistor: see Table 4 and Figure 26. For applications without I²C-bus: see Table 16 and Table 17.

Slave address		Bit	Bit									
Name	Value	A6	A5	A4	A3	A2	A1	A0				
MAD1	43h	1	0	0	0	0	1	1				
MAD2	42h	1	0	0	0	0	1	0				
MAD3	4Bh	1	0	0	1	0	1	1				
MAD4	4Ah	1	0	0	1	0	1	0				

9.1.2 Data byte

Table 6. Data read register (status register)								
MSB							LSB	
D7	D6	D5	D4	D3	D2	D1	D0	
AFCWIN	VIFLEV	CARRDET	AFC4	AFC3	AFC2	AFC1	PONR	
Table 7. Description of status register bits								
Bit	Symbol	Description	l					
7	AFCWIN	AFC window	I					
		1 = VCO i	n ±1.6 MHz .	AFC window	[1]			

		0 = VCO out of ±1.6 MHz AFC window	
6	VIFLEV	VIF input level	
		1 = high level; VIF input voltage $\ge 200 \ \mu V$ (typically)	
		0 = low level	
5	CARRDET	FM carrier detection	
		1 = detection	
		0 = no detection	
4 to 1	AFC[4:1]	automatic frequency control; see Table 8	
0	PONR	PONR	power-on reset
		1 = after power-on reset or after supply breakdown	
		0 = after a successful reading of the status register	

[1] If no IF input is applied, then bit AFCWIN = 1 due to the fact that the VCO is forced to the AFC window border for fast lock-in behavior.


TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Bit	f _{VIF}			
AFC4	AFC3	AFC2	AFC1	
0	1	1	1	≤ (f ₀ – 187.5 kHz)
0	1	1	0	f ₀ – 162.5 kHz
0	1	0	1	f ₀ – 137.5 kHz
0	1	0	0	f ₀ – 112.5 kHz
0	0	1	1	f ₀ – 87.5 kHz
0	0	1	0	f ₀ – 62.5 kHz
0	0	0	1	f ₀ – 37.5 kHz
0	0	0	0	f ₀ – 12.5 kHz
1	1	1	1	f ₀ + 12.5 kHz
1	1	1	0	f ₀ + 37.5 kHz
1	1	0	1	f ₀ + 62.5 kHz
1	1	0	0	f ₀ + 87.5 kHz
1	0	1	1	f ₀ + 112.5 kHz
1	0	1	0	f ₀ + 137.5 kHz
1	0	0	1	f ₀ + 162.5 kHz
1	0	0	0	≥ (f ₀ + 187.5 kHz)

Table 8. Automatic frequency control bits

9.2 Write format



9.2.1 Subaddress (A data)

If more than one data byte is transmitted, then auto-increment is performed: starting from the transmitted subaddress and auto-increment of subaddress in accordance with the order of Table 9.

Table 9. Definition of the subaddress (second byte after slave address)

$\lambda = don t care.$									
Register	MSB	NSB							
	A7[1]	A6[2]	A5[2]	A4[2]	A3[2]	A2[2]	A1	A0	
SAD for switching mode	0	Х	Х	Х	Х	Х	0	0	
SAD for adjust mode	0	Х	Х	Х	Х	Х	0	1	
SAD for data mode	0	Х	Х	Х	Х	Х	1	0	

[1] Bit A7 = 1 is not allowed.

[2] Bits A6 to A2 will be ignored by the internal hardware.

9.2.2 Data byte for switching mode (B data)

Table 10. Bit description of SAD register for switching mode (SAD = 00)

Bit	Symbol	Description
7	B7	output port 2 for SAW switching or monitoring
		1 = high-impedance, disabled or HIGH
		0 = low-impedance, active or LOW
6	B6	output port 1 for SAW switching or external input
		1 = high-impedance, disabled or HIGH
		0 = low-impedance, active or LOW
5	B5	forced audio mute
		1 = on
		0 = off
4 and 3	B[4:3]	TV standard modulation
		00 = positive AM TV[1]
		01 = not used
		10 = negative FM TV
		11 = not used
2	B2	carrier mode
		1 = QSS mode
		0 = intercarrier mode
1	B1	auto mute of FM AF output
		1 = active
		0 = inactive
0	B0	video mode (sound trap)
		1 = sound trap bypass
		0 = sound trap active

[1] For positive AM TV choose 6.5 MHz for the second SIF.

9.2.3 Data byte for adjust mode (C data)

Table 11. Bit description of SAD register for adjust mode (SAD = 01)

	• • •	
Bit	Symbol	Description
7	C7	audio gain
		1 = -6 dB
		0 = 0 dB
6	C6	de-emphasis time constant
		1 = 50 μs
		0 = 75 μs
5	C5	de-emphasis
		1 = on
		0 = off
4 to 0	C[4:0]	tuner TOP adjustment; see Table 12

Table 12. Tuner takeover point adjustment bits

Bit					TOP adjustment (dB)
C4	C3	C2	C1	C0	
1	1	1	1	1	+15
1	1	1	1	0	+14
1	1	1	0	1	+13
1	1	1	0	0	+12
1	1	0	1	1	+11
1	1	0	1	0	+10
1	1	0	0	1	+9
1	1	0	0	0	+8
1	0	1	1	1	+7
1	0	1	1	0	+6
1	0	1	0	1	+5
1	0	1	0	0	+4
1	0	0	1	1	+3
1	0	0	1	0	+2
1	0	0	0	1	+1
1	0	0	0	0	0 <u>[1]</u>
0	1	1	1	1	-1
0	1	1	1	0	-2
0	1	1	0	1	-3
0	1	1	0	0	-4
0	1	0	1	1	-5
0	1	0	1	0	-6
0	1	0	0	1	-7
0	1	0	0	0	-8
0	0	1	1	1	-9
0	0	1	1	0	-10

© NXP B.V. 2008. All rights reserved.

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Bit					TOP adjustment (dB)
C4	C3	C2	C1	C0	
0	0	1	0	1	-11
0	0	1	0	0	-12
0	0	0	1	1	-13
0	0	0	1	0	-14
0	0	0	0	1	–15
0	0	0	0	0	-16

 Table 12.
 Tuner takeover point adjustment bits ...continued

[1] For 0 dB refer to Section 12 symbol QV_{TOP} .

9.2.4 Data byte for data mode (E data)

Table 13. Bit description of SAD register for data mode (SAD = 10)

Bit	Symbol	Description
7	E7	VIF AGC and port features; dependent on bit E5; see Table 14
6	E6	L standard PLL gating
		1 = gating in case of 36 % positive modulation
		0 = gating in case of 0 % positive modulation
5	E5	VIF, SIF and tuner minimum gain; dependent on bit E7; see Table 14
4 to 2	E[4:2]	vision intermediate frequency selection; see Table 15
1 and 0	E[1:0]	sound intercarrier frequency selection (sound 2nd IF)
		$00 = f_{FM} = 4.5 \text{ MHz}$
		01 = f _{FM} = 5.5 MHz
		$10 = f_{FM} = 6.0 \text{ MHz}$
		11 = f _{FM} = 6.5 MHz ^[1]

[1] For positive modulation choose 6.5 MHz.

Table 14. Options in extended TV mode; bit B3 = 0 of SAD 00 register

Function	Bit E7 = 0		Bit E7 = 1			
	Bit E5 = 0	Bit E5 = 1	Bit E5 = 0	Bit E5 = 1		
Pin OP1	port function	port function	port function	VIF-AGC external input ^[1]		
Pin OP2	port function	port function	VIF-AGC output ^[1]	port function		
Gain	normal gain	minimum gain	normal gain	external gain		

[1] The corresponding port function has to be disabled (set to 'high-impedance'); see <u>Table 10</u> and <u>Table</u> note 12 of <u>Table 20</u>.

 Table 15.
 TV standard selection for VIF

Video IF sele	ct bits		f _{VIF} (MHz)
E4	E3	E2	
0	0	0	58.75 <mark>[1]</mark>
0	0	1	45.75 <mark>[1]</mark>
0	1	0	38.9
0	1	1	38.0
1	0	0	33.9
1	0	1	33.4
1	1	0	not applicable
1	1	1	not applicable

 Pin SIOMAD can be used for the selection of the different NTSC standards without I²C-bus. With a resistor on pin SIOMAD, f_{VIF} = 58.75 MHz; without a resistor on pin SIOMAD, f_{VIF} = 45.75 MHz (NTSC-M).

Table 16. Data setting after power-on reset (default setting with a resistor on pin SIOMAD)

Register	Byte							
	MSB							LSB
	7	6	5	4	3	2	1	0
Switching mode (B data)	1	1	0	1	0	1	1	0
Adjust mode (C data)	0	0	1	1	0	0	0	0
Data mode (E data)	0	0	0	0	0	0	0	0

Table 17. Data setting after power-on reset (default setting without a resistor on pin SIOMAD)

Register	Byte							
	MSB							LSB
	7	6	5	4	3	2	1	0
Switching mode (B data)	1	1	0	1	0	1	1	0
Adjust mode (C data)	0	0	1	1	0	0	0	0
Data mode (E data)	0	0	0	0	0	1	0	0

TDA9885_TDA9886_3

10. Limiting values

Symbol	Parameter	Conditions		Min	Max	Unit
VP	supply voltage			-	5.5	V
Vn	voltage on					
	pins VIF1, VIF2, SIF1, SIF2, OP1, OP2, V_P and FMPLL			0	VP	V
	pin TAGC			0	8.8	V
t _{sc}	short-circuit time	to ground or V _P		-	10	S
T _{stg}	storage temperature			-25	+150	°C
T _{amb}	ambient temperature	TDA9885T (SO24), TDA9885TS (SSOP24), TDA9886T (SO24) and TDA9886TS (SSOP24)		-20	+70	°C
		TDA9885HN (HVQFN32) and TDA9886HN (HVQFN32)		-20	+85	°C
V _{esd}	electrostatic discharge voltage	machine model	[1]	-400	+400	V
		human body model	[2]	-4000	+3500	V

[1] Class C according to EIA/JESD22-A115.

[2] Class 2 according to JESD22-A114.

11. Thermal characteristics

Table 19.	Thermal characteristics			
Symbol	Parameter	Conditions	Тур	Unit
R _{th(j-a)}	thermal resistance from junction to ambient	in free air		
	TDA9885T (SO24)		76	K/W
	TDA9885TS (SSOP24)		118	K/W
	TDA9885HN (HVQFN32)		40	K/W
	TDA9886T (SO24)		76	K/W
	TDA9886TS (SSOP24)		118	K/W
	TDA9886HN (HVQFN32)		40	K/W

12. Characteristics

Table 20. Characteristics

 $V_P = 5 V$; $T_{amb} = 25 \circ C$; see <u>Table 22</u> for input frequencies; B/G standard is used for the specification ($f_{PC} = 38.9 \text{ MHz}$; $f_{SC} = 33.4 \text{ MHz}$; PC / SC = 13 dB; $f_{mod} = 400 \text{ Hz}$); input level $V_{i(VIF)} = 10 \text{ mV}$ (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation DSB; residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; measurements taken in test circuit of Figure 26; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
Supply; pin V	P						
V _P	supply voltage		[1]	4.5	5.0	5.5	V
l _P	supply current			52	63	70	mA
P _{tot}	total power dissipation			-	305	385	mW
Power-on rese	t						
V _{P(start)}	supply voltage for start of reset	decreasing supply voltage		2.5	3.0	3.5	V
V _{P(stop)}	supply voltage for end of reset	increasing supply voltage; I ² C-bus transmission enable		-	-	4.4	V
τ _Ρ	time constant (R \times C) for network at pin V_{P}	for applications without I ² C-bus		1.2	-	-	μs
VIF amplifier;	pins VIF1 and VIF2						
V _{i(VIF)(rms)}	VIF input voltage sensitivity (RMS value)	–1 dB video at output		-	60	100	μV
V _{i(max)(rms)}	maximum input voltage (RMS value)	+1 dB video at output		150	190	-	mV
V _{i(ovl)(rms)}	overload input voltage (RMS value)		[2]	-	-	440	mV
$\Delta V_{IF(int)}$	internal IF amplitude difference between picture and sound carrier	within AGC range; $\Delta f = 5.5 \text{ MHz}$		-	0.7	-	dB
G _{VIF(cr)}	control range VIF gain	see Figure 9		60	66	-	dB
B _{VIF(-3dB)(II)}	lower limit –3 dB VIF bandwidth			-	15	-	MHz
B _{VIF(-3dB)(ul)}	upper limit –3 dB VIF bandwidth			-	80	-	MHz
R _{i(dif)}	differential input resistance		[3]	-	2	-	kΩ
C _{i(dif)}	differential input capacitance		[3]	-	3	-	pF
VI	DC input voltage			-	1.93	-	V
FPLL and true	e synchronous video demodulator	[4]					
f _{VCO(max)}	maximum oscillator frequency for carrier regeneration	$f = 2f_{PC}$		120	140	-	MHz
f _{VIF}	vision carrier operating	see Table 13		-	33.4	-	MHz
	frequencies			-	33.9	-	MHz
				-	38.0	-	MHz
				-	38.9	-	MHz
				-	45.75	-	MHz
				-	58.75	-	MHz
$\Delta f_{\sf VIF}$	VIF frequency window of digital acquisition help	related to f _{VIF} ; see Figure 12		-	±2.3	-	MHz

TDA9885 TDA9886 3

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
t _{acq}	acquisition time	BL = 70 kHz	[5]	-	-	30	ms
Vi(lock)(rms)	input voltage sensitivity for PLL to be locked (RMS value)	measured on pins VIF1 and VIF2; maximum IF gain		-	30	70	μV
T _{cy(dah)}	digital acquisition help cycle time			-	64	-	μs
K _{O(VIF)}	VIF VCO steepness	definition: $\Delta f_{VIF} / \Delta V_{VPLL}$		-	20	-	MHz/V
K _{D(VIF)}	VIF phase detector steepness	definition: ΔI_{VPLL} / $\Delta \phi_{VIF}$		-	23	-	μA/rad
Video output	2 V; pin CVBS						
Normal mode	(sound carrier trap active) and sound	carrier on					
V _{o(v)(p-p)}	video output voltage (peak-to-peak value)	see Figure 7		1.7	2.0	2.3	V
ΔVo	video output voltage difference	difference between L and B/G standard		-12	-	+12	%
V/S	ratio between video (black-to-white) and sync level			1.90	2.33	3.00	
V _{sync}	sync voltage level			1.0	1.2	1.4	V
V _{clip(u)}	upper video clipping voltage level			$V_P - 1.1$	$V_P - 1$	-	V
V _{clip(I)}	lower video clipping voltage level			-	0.7	0.9	V
R _o	output resistance		[3]	-	-	30	Ω
I _{bias(int)}	internal bias current (DC)	for emitter-follower		1.5	2.0	-	mA
Isink(o)(max)	maximum output sink current	AC and DC		1	-	-	mA
Isource(o)(max)	maximum output source current	AC and DC		3.9	-	-	mA
$\Delta V_{o(CVBS)}$	deviation of CVBS output voltage	50 dB gain control		-	-	0.5	dB
		30 dB gain control		-	-	0.1	dB
$\Delta V_{o(bl)}$	black level tilt	negative modulation		-	-	1	%
$\Delta V_{o(bl)(v)}$	vertical black level tilt for worst case in L standard	vision carrier modulated by test line (VITS) only		-	-	3	%
G _{dif}	differential gain	"ITU-T J.63 line 330"	[6]				
		B/G standard		-	-	5	%
		L standard		-	-	7	%
Φdif	differential phase	"ITU-T J.63 line 330"		-	2	4	deg
S/N _W	weighted signal-to-noise ratio	unified weighting filter (<i>"ITU-T J.61"</i>); see <u>Figure 13</u>	[7]	56	59	-	dB
S/N _{UW}	unweighted signal-to-noise ratio		[7]	47	51	-	dB
$\alpha_{IM(blue)}$	intermodulation attenuation at	see Figure 14	[8]				
	'blue'	f = 1.1 MHz		58	64	-	dB
		f = 3.3 MHz		58	64	-	dB

Table 20. Characteristics ... continued

 $V_P = 5 V$; $T_{amb} = 25 \circ C$; see <u>Table 22</u> for input frequencies; B/G standard is used for the specification ($f_{PC} = 38.9 \text{ MHz}$; $f_{SC} = 33.4 \text{ MHz}$; PC / SC = 13 dB; $f_{mod} = 400 \text{ Hz}$); input level $V_{i(VIF)} = 10 \text{ mV}$ (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation DSB; residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; measurements taken in test circuit of Figure 26; unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Мах	Unit
$\alpha_{IM(yellow)}$	intermodulation attenuation at	see Figure 14	[8]				
	'yellow'	f = 1.1 MHz		60	66	-	dB
		f = 3.3 MHz		59	65	-	dB
$\Delta V_{r(PC)(rms)}$	residual picture carrier (RMS value)	fundamental wave and harmonics		-	2	5	mV
$\Delta f_{unw(p-p)}$	robustness for unwanted frequency deviation of picture carrier (peak-to-peak value)	3 % residual carrier; 50 % serration pulses; L standard	<u>[3]</u>	-	-	12	kHz
$\Delta \phi$	robustness for modulator imbalance	0 % residual carrier; 50 % serration pulses; L standard; L-gating = 0 %	[3]	-	-	3	%
α_{H}	suppression of video signal harmonics	AC load: C_L < 20 pF, R _L > 1 k Ω	<u>[9]</u>	35	40	-	dB
α_{spur}	suppression of spurious elements		[10]	40	-	-	dB
PSRR _{CVBS}	power supply ripple rejection on pin CVBS	f _{ripple} = 70 Hz; video signal; grey level; positive and negative modulation; see <u>Figure 8</u>		20	25	-	dB
M/N standard i	ncluding Korea; see Figure 15						
B _{v(-3dB)(trap)}	 –3 dB video bandwidth including sound carrier trap 	$f_{trap} = 4.5 \text{ MHz}$	<u>[11]</u>	3.95	4.05	-	MHz
α_{SC1}	attenuation at first sound carrier	f = 4.5 MHz		30	36	-	dB
$\alpha_{SC1(60kHz)}$	attenuation at first sound carrier $f_{SC1}\pm60~\text{kHz}$	f = 4.5 MHz		21	27	-	dB
α_{SC2}	attenuation at second sound carrier	f = 4.724 MHz		21	27	-	dB
$\alpha_{SC2(60kHz)}$	attenuation at second sound carrier $\rm f_{SC2}\pm60~kHz$	f = 4.724 MHz		15	21	-	dB
t _{d(g)(cc)}	group delay at color carrier frequency	f = 3.58 MHz; see <u>Figure 16</u>		110	180	250	ns
B/G standard;	see Figure 17						
B _{v(-3dB)(trap)}	 –3 dB video bandwidth including sound carrier trap 	$f_{trap} = 5.5 \text{ MHz}$	<u>[11]</u>	4.90	5.00	-	MHz
α_{SC1}	attenuation at first sound carrier	f = 5.5 MHz		30	36	-	dB
α _{SC1(60kHz)}	attenuation at first sound carrier $\rm f_{SC1}\pm60~kHz$	f = 5.5 MHz		24	30	-	dB
α_{SC2}	attenuation at second sound carrier	f = 5.742 MHz		21	27	-	dB
$lpha_{SC2(60kHz)}$	attenuation at second sound carrier $f_{SC2}\pm60\ \text{kHz}$	f = 5.742 MHz		15	21	-	dB
t _{d(g)(cc)}	group delay at color carrier frequency	f = 4.43 MHz; see <u>Figure 18</u>		110	180	250	ns

TDA9885_TDA9886_3

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
I standard; see	e <mark>Figure 19</mark>						
B _{v(-3dB)(trap)}	 –3 dB video bandwidth including sound carrier trap 	$f_{trap} = 6.0 \text{ MHz}$	<u>[11]</u>	5.40	5.50	-	MHz
α _{SC1}	attenuation at first sound carrier	f = 6.0 MHz		26	32	-	dB
$\alpha_{SC1(60kHz)}$	attenuation at first sound carrier $f_{SC1}\pm60~\text{kHz}$	f = 6.0 MHz		20	26	-	dB
α_{SC2}	attenuation at second sound carrier	f = 6.55 MHz		12	18	-	dB
$lpha_{ m SC2(60kHz)}$	attenuation at second sound carrier $f_{SC2}\pm 60~\text{kHz}$	f = 6.55 MHz		10	15	-	dB
t _{d(g)(cc)}	group delay at color carrier frequency	f = 4.43 MHz		-	90	160	ns
D/K standard;	see Figure 20						
B _{v(-3dB)(trap)}	 –3 dB video bandwidth including sound carrier trap 	$f_{trap} = 6.5 \text{ MHz}$	<u>[11]</u>	5.50	5.95	-	MHz
α _{SC1}	attenuation at first sound carrier	f = 6.5 MHz		26	32	-	dB
$lpha_{ m SC1(60kHz)}$	attenuation at first sound carrier $f_{SC1}\pm60~\text{kHz}$	f = 6.5 MHz		20	26	-	dB
α_{SC2}	attenuation at second sound carrier	f = 6.742 MHz		18	24	-	dB
$lpha_{SC2(60kHz)}$	attenuation at second sound carrier $f_{SC2}\pm 60~\text{kHz}$	f = 6.742 MHz		13	18	-	dB
t _{d(g)(cc)}	group delay at color carrier frequency	f = 4.28 MHz		-	60	130	ns
Video output	1.1 V; pin CVBS						
Trap bypass m	node and sound carrier off[12]						
V _{o(v)(p-p)}	video output voltage (peak-to-peak value)	see Figure 7		0.95	1.10	1.25	V
V _{sync}	sync voltage level			1.35	1.5	1.6	V
V _{clip(u)}	upper video clipping voltage level			3.5	3.6	-	V
V _{clip(I)}	lower video clipping voltage level			-	0.9	1.0	V
B _{v(-1dB)}	–1 dB video bandwidth	AC load: C _L < 20 pF, R _L > 1 k Ω		5	6	-	MHz
B _{v(-3dB)}	-3 dB video bandwidth	AC load: C _L < 20 pF, R _L > 1 k Ω		7	8	-	MHz
S/N _W	weighted signal-to-noise ratio	unified weighting filter (<i>"ITU-T J.61"</i>); see <u>Figure 13</u>	<u>[7]</u>	56	59	-	dB
S/N _{UW}	unweighted signal-to-noise ratio		[7]	48	52	-	dB

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VIF AGC ^[13]						
t _{resp(inc)}	AGC response time to an	negative modulation; 20 dB	14] _	4	-	ms
	increasing VIF step	positive modulation; 20 dB	14] _	2.6	-	ms
t _{resp(dec)}	AGC response time to a	negative modulation; 20 dB	14] _	3	-	ms
	decreasing VIF step	positive modulation; 20 dB	14] _	890	-	ms
		L standard; fast mode	-	2.6	-	ms/dB
		L standard; normal mode	14] _	143	-	ms/dB
$\Delta V_{i(VIF)}$	VIF amplitude step for activating AGC fast mode	L standard	-2	-6	-10	dB
V _{VAGC}	gain control voltage range	see Figure 9	0.8	-	3.5	V
CR _{stps}	control steepness	definition: $\Delta G_{VIF} / \Delta V_{VAGC}$; V _{VAGC} = 2 V to 3 V	-	-80	-	dB/V
V _{th(VIF)}	threshold voltage for high level VIF input	see Table 6 and Table 7	120	200	320	μV
Pin VAGC						
I _{ch(max)}	maximum charge current	L standard	-	100	-	μA
I _{ch(add)}	additional charge current	L standard: in the event of missing VITS pulses and no white video content	-	100	-	nA
I _{dch}	discharge current	L standard; normal mode	-	35	-	nA
		L standard; fast mode	-	1.8	-	μΑ
Tuner AGC; pin	TAGC; see <u>Figure 9</u> to <mark>Figure 11</mark>					
Vi(VIF)(start1)(rms)	VIF input signal voltage for minimum starting point of tuner takeover at pins VIF1 and VIF2 (RMS value)	I_{TAGC} = 120 μA; R_{TOP} = 22 kΩ or no R_{TOP} and –15 dB via l ² C-bus (see Table 12)	-	2	5	mV
Vi(VIF)(start2)(rms)	VIF input signal voltage for maximum starting point of tuner takeover at pins VIF1 and VIF2 (RMS value)	$I_{TAGC} = 120 \ \mu A; R_{TOP} = 0 \ \Omega$ or no R _{TOP} and +15 dB via I ² C-bus (see <u>Table 12</u>)	45	90	-	mV
QV _{TOP}	tuner takeover point accuracy	I_{TAGC} = 120 μA; R_{TOP} = 10 kΩ or no R_{TOP} and 0 dB via l ² C-bus (see <u>Table 12</u>)	7	17	43	mV
$\Delta QV_{TOP}/\Delta T$	takeover point variation with temperature	I _{TAGC} = 120 μA	-	0.03	0.07	dB/K
Vo	permissible output voltage	from external source	-	-	8.8	V
V _{sat}	saturation voltage	$I_{TAGC} = 450 \ \mu A$	-	-	0.5	V
I _{sink}	sink current	no tuner gain reduction; V _{TAGC} = 8.8 V	-	-	0.75	μA
		maximum tuner gain reduction; V _{TAGC} = 1 V	450	600	750	μA
FDA9885_TDA9886_3					© NXP B.V. 2008	. All rights reserv

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
ΔG_{IF}	IF slip by automatic gain control	tuner gain current from 20 % to 80 %		3	5	8	dB
AFC circuit; p	in AFC <u>^{[15][16]};</u> see <mark>Figure 12</mark>						
V _{sat(ul)}	upper limit saturation voltage			$V_{P}-0.6$	$V_{P} - 0.3$	-	V
V _{sat(II)}	lower limit saturation voltage			-	0.3	0.6	V
I _{source(o)}	output source current			160	200	240	μΑ
I _{sink(o)}	output sink current			160	200	240	μΑ
AFC _{stps}	AFC control steepness	definition: ΔI_{AFC} / Δf_{VIF}		0.85	1.05	1.25	μA/kHz
Qf _{VIF(a)}	analog accuracy of AFC circuit	$I_{AFC} = 0 \ \mu A$; $f_{REF} = 4 \ MHz$		-20	-	+20	kHz
Qf _{VIF(d)}	digital accuracy of AFC circuit via I ² C-bus	$I_{AFC} = 0 \ \mu A$; $f_{REF} = 4 \ MHz$; 1 digit = 25 kHz		–20 – 1 digit	-	+20 + 1 digit	kHz
SIF amplifier;	pins SIF1 and SIF2						
V _{i(SIF)} (rms)	SIF input voltage sensitivity (RMS value)	FM mode; –3 dB at intercarrier output pin SIOMAD		-	30	70	μV
		AM mode; –3 dB at AF output pin AUD		-	70	100	μV
V _{i(max)(rms)}	maximum input voltage (RMS value)	FM mode; +1 dB at intercarrier output pin SIOMAD		50	70	-	mV
		AM mode; +1 dB at AF output pin AUD		80	140	-	mV
V _{i(ovl)(rms)}	overload input voltage (RMS value)		[2]	-	-	320	mV
G _{SIF(cr)}	SIF gain control range	FM and AM mode; see <u>Figure 11</u>		60	66	-	dB
B _{SIF(-3dB)(II)}	lower limit –3 dB SIF bandwidth			-	15	-	MHz
B _{SIF(-3dB)(ul)}	upper limit –3 dB SIF bandwidth			-	80	-	MHz
R _{i(dif)}	differential input resistance		[3]	-	2	-	kΩ
C _{i(dif)}	differential input capacitance		[3]	-	3	-	pF
VI	DC input voltage			-	1.93	-	V
SIF-AGC dete	ctor						
t _{resp}	AGC response time to an	FM or AM fast step					
	increasing or decreasing SIF step of 20 dB	increasing		-	8	-	ms
		decreasing		-	25	-	ms
		AM slow step					
		increasing		-	80	-	ms
		decreasing		-	250	-	ms

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Single referen	ce QSS intercarrier mixer; pin SIC	MAD					
V _{o(intc)(rms)}	IF intercarrier output level	QSS mode; SC ₁ ; SC ₂ off		90	140	180	mV
	(RMS value)	L standard; without modulation		90	140	180	mV
		intercarrier mode; PC / SC ₁ = 20 dB; SC ₂ off	[17]	-	75	-	mV
B _{intc(-3dB)(ul)}	upper limit –3 dB intercarrier bandwidth			12	15	-	MHz
$\Delta V_{r(SC)(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics					
		QSS mode		-	2	5	mV
		intercarrier mode		-	2	5	mV
$\Delta V_{r(PC)(rms)}$	residual picture carrier (RMS value)	fundamental wave and harmonics					
		QSS mode		-	2	5	mV
		intercarrier mode		-	5	20	mV
α _H	suppression of video signal harmonics	intercarrier mode; f _{video} = 5 MHz		35	40	-	dB
R _o	output resistance		[3]	-	-	30	Ω
Vo	DC output voltage			-	2	-	V
bias(int)	internal bias current (DC)	for emitter-follower		0.90	1.15	-	mA
Isink(o)(max)	maximum output sink current	AC		0.6	0.8	-	mA
Isource(o)(max)	maximum output source current	AC		0.6	0.8	-	mA
I _{source(o)}	output source current	DC; MAD2 activated	[18]	0.75	0.93	1.20	mA
	dulator[16][19][20][21][22][23]						
Sound intercar	rier output; pin SIOMAD						
V _{FM(rms)}	IF intercarrier level for gain controlled operation of FM PLL (RMS value)	corresponding PC / SC ratio at input pins VIF1 and VIF2 is 7 dB to 47 dB		3.2	-	320	mV
V _{FM(lock)} (rms)	IF intercarrier level for lock-in of PLL (RMS value)			-	-	2	mV
V _{FM(det)(rms)}	IF intercarrier level for FM carrier detect (RMS value)	see Table 7		-	-	2.3	mV
^f FM	sound intercarrier operating	see Table 13	[24]	-	4.5	-	MHz
	FM frequencies			-	5.5	-	MHz
				-	6.0	-	MHz
				-	6.5	-	MHz

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Audio output; pi	n AUD						
V _{o(AF)(rms)}	AF output voltage (RMS value)	25 kHz FM deviation; 75 μs de-emphasis		400	500	600	mV
		27 kHz FM deviation; 50 μs de-emphasis		430	540	650	mV
V _{o(AF)(cl)(rms)}	AF output clipping level (RMS value)	THD < 1.5 %		1.3	1.4	-	V
$\Delta V_{o(AF)} / \Delta T$	AF output voltage variation with temperature			-	3×10 ⁻³	7 × 10 ⁻³	dB/K
THD	total harmonic distortion	25 kHz FM deviation; 50 μs de-emphasis		-	0.15	0.50	%
Δf_{AF}	frequency deviation	THD < 1.5 %	[20]	-	-	±55	kHz
		–6 dB AF output via I ² C-bus	[20]	-	-	±110	kHz
B _{AF(-3dB)}	–3 dB AF bandwidth	without de-emphasis; measured with FM-PLL filter of <u>Figure 26</u>		80	100	-	kHz
S/N _{W(AF)}	weighted signal-to-noise ratio of audio signal	FM PLL only; 27 kHz FM deviation; 50 µs de-emphasis		52	56	-	dB
		black picture; see <u>Figure 21</u>		50	56	-	dB
$\Delta V_{r(SC)(rms)}$	residual sound carrier (RMS value)	fundamental wave and harmonics; without de-emphasis		-	-	2	mV
$lpha_{AM(sup)}$	AM suppression of FM demodulator	referenced to 27 kHz FM deviation; 50 μs de-emphasis; AM: f = 1 kHz; m = 54 %		40	46	-	dB
PSRR _{FM}	power supply ripple rejection	f _{ripple} = 70 Hz; see Figure 8		14	20	-	dB
FM-PLL filter; pi	n FMPLL						
V _{loop}	DC loop voltage			1.5	-	3.3	V
Isource(o)PD(max)	maximum phase detector output source current			-	60	-	μA
I _{sink(o)} PD(max)	maximum phase detector output sink current			-	60	-	μΑ
I _{source(o)(dah)}	digital acquisition help output source current		[24]	-	55	-	μA
I _{sink(o)(dah)}	digital acquisition help output sink current		[24]	-	55	-	μΑ
t _{w(dah)}	digital acquisition help pulse width		[24]	-	16	-	μs
T _{cy(dah)}	digital acquisition help cycle time		[24]	-	64	-	μs
TDA9885_TDA9886_3					©	NXP B.V. 2008. A	II rights reserve

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
K _{O(FM)}	VCO steepness	definition: Δf_{FM} / ΔV_{FMPLL}	-	3.3	-	MHz/\
K _{D(FM)}	phase detector steepness	definition: ΔI_{FMPLL} / $\Delta \phi_{FM}$	-	4	-	μA/rac
Audio amplif	ier					
De-emphasis	network; pin DEEM					
R _o	output resistance	50 μs de-emphasis; see <u>Table 11</u>	4.4	5.0	5.6	kΩ
		75 μs de-emphasis; see <u>Table 11</u>	6.6	7.5	8.4	kΩ
V _{AF(rms)}	audio signal (RMS value)	f _{AF} = 400 Hz; V _{AUD} = 500 mV	-	170	-	mV
Vo	DC output voltage		-	2.37	-	V
AF decoupling	g; pin AFD					
V _{dec}	decoupling voltage (DC)	dependent on f _{FM} intercarrier frequency	1.5	-	3.3	V
IL	leakage current	$\Delta V_{O(AUD)}$ < ±50 mV	-	-	±25	nA
I _{ch(max)}	maximum charge current		1.15	1.50	1.85	μA
I _{dch(max)}	maximum discharge current		1.15	1.50	1.85	μΑ
Audio output;	pin AUD					
Ro	output resistance		[3]	-	300	Ω
V _{O(AUD)}	DC output voltage		-	2.37	-	V
R _L	load resistance	AC-coupled	10	-	-	kΩ
R _{L(DC)}	DC load resistance		100	-	-	kΩ
CL	load capacitance		-	-	1.5	nF
$B_{AF(-3dB)(ul)}$	upper limit –3 dB AF bandwidth of audio amplifier		150	-	-	kHz
$B_{AF(-3dB)(II)}$	lower limit –3 dB AF bandwidth of audio amplifier		[21] _	-	20	Hz
α_{mute}	mute attenuation of AF signal	via I ² C-bus	70	75	-	dB
ΔV_{jump}	DC jump voltage for switching AF output to mute state or vice versa	activated by digital acquisition help or via I ² C-bus mute	-	±50	±150	mV

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
FM operatio	n <mark>[22][25]</mark>					
Intercarrier A	F performance ^[26]					
S/N _W	weighted signal-to-noise ratio	PC / SC ratio is 21 dB to 27 dB at pins VIF1 and VIF2				
		black picture	50	56	-	dB
		white picture	45	51	-	dB
		6 kHz sine wave (black-to-white modulation)	40	46	-	dB
		sound carrier subharmonics; f = 2.75 MHz ± 3 kHz	35	40	-	dB
Single refere	nce QSS AF performance ^{[27][28]}					
S/N _{W(SC1)}	weighted signal-to-noise ratio for SC_1	PC / SC ₁ ratio at pins VIF1 and VIF2; 27 kHz (54 % FM deviation); <i>"ITU-R BS.468-4</i> "	40	-	-	dB
		black picture	53	58	-	dB
		white picture	50	53	-	dB
		6 kHz sine wave (black-to-white modulation)	44	48	-	dB
		250 kHz square wave (black-to-white modulation)	40	45	-	dB
		sound carrier subharmonics; f = 2.75 MHz ± 3 kHz	45	51	-	dB
		sound carrier subharmonics; f = 2.87 MHz ± 3 kHz	46	52	-	dB

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 20. Characteristics ... continued

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
S/N _{W(SC2)}	weighted signal-to-noise ratio for SC_2	PC / SC ₂ ratio at pins VIF1 and VIF2; 27 kHz (54 % FM deviation); <i>"ITU-R BS.468-4</i> "	40	-	-	dB
		black picture	48	55	-	dB
		white picture	46	51	-	dB
	6 kHz sine wave (black-to-white modulation)	42	46	-	dB	
		250 kHz square wave (black-to-white modulation)	29	34	-	dB
		sound carrier subharmonics; f = 2.75 MHz ± 3 kHz	44	50	-	dB
		sound carrier subharmonics; f = 2.87 MHz ± 3 kHz	45	51	-	dB
AM operation	n					
L standard; pi	n AUD <u>^[29];</u> see <mark>Figure 22</mark> and <mark>Figure</mark>	23				
V _{o(AF)(rms)}	AF output voltage (RMS value)	54 % AM modulation	400	500	600	mV
THD	total harmonic distortion	54 % AM modulation	-	0.5	1.0	%

THD	total harmonic distortion	54 % AM modulation		-	0.5	1.0	%
B _{AF(-3dB)}	-3 dB AF bandwidth			100	125	-	kHz
$S/N_{W(AF)}$	weighted signal-to-noise ratio of audio signal	in accordance with "ITU-R BS.468-4"		45	50	-	dB
V _{O(AUD)}	DC potential voltage			-	2.37	-	V
PSRR _{AM}	power supply ripple rejection	see Figure 8		20	26	-	dB
Reference freq	uency input; pin REF						
VI	DC input voltage			2.3	2.6	2.9	V
R _i	input resistance		[3]	-	5	-	kΩ
R _{xtal}	resonance resistance of crystal	operation as crystal oscillator		-	-	200	Ω
C _x	pull-up/down capacitance		[30]	-	-	-	pF
f _{ref}	reference signal frequency		[31]	-	4	-	MHz
$\Delta \mathbf{f}_{\text{ref}}$	tolerance of reference signal frequency		[16]	-	-	±0.1	%
V _{ref(rms)}	reference signal voltage (RMS value)	operation as input terminal		80	-	400	mV
R _{o(ref)}	output resistance of reference signal source			-	-	4.7	kΩ
C _K	decoupling capacitance to external reference signal source	operation as input terminal		22	100	-	pF

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 20. Characteristics ... continued

 $V_P = 5 V$; $T_{amb} = 25 \circ C$; see <u>Table 22</u> for input frequencies; B/G standard is used for the specification ($f_{PC} = 38.9 \text{ MHz}$; $f_{SC} = 33.4 \text{ MHz}$; PC / SC = 13 dB; $f_{mod} = 400 \text{ Hz}$); input level $V_{i(VIF)} = 10 \text{ mV}$ (RMS) (sync level for B/G; peak white level for L); IF input from 50 Ω via broadband transformer 1 : 1; video modulation DSB; residual carrier for B/G is 10 % and for L is 3 %; video signal in accordance with "ITU-T J.63 line 17 and line 330" or "NTC-7 Composite"; measurements taken in test circuit of Figure 26; unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
-	sceiver; pins SDA and SCL ^{[32][33]}					
f _{SCL}	SCL clock frequency		0	-	400	kHz
V _{IH}	HIGH-level input voltage		3	-	V _{CC}	V
V _{IL}	LOW-level input voltage		-0.3	-	+1.5	V
I _{IH}	HIGH-level input current		-10	-	+10	μΑ
IIL	LOW-level input current		-10	-	+10	μΑ
V _{OL}	LOW-level output voltage	I _{OL} = 3 mA	-	-	0.4	V
I _{sink(o)}	output sink current	$V_{P} = 0 V$	-	-	10	μΑ
I _{source(o)}	output source current	$V_{P} = 0 V$	-	-	10	μΑ
Output port	s; pins OP1 and OP2 ^[34]					
V _{OL}	LOW-level output voltage	I _{OL} = 2 mA (sink current)	-	-	0.4	V
V _{OH}	HIGH-level output voltage		-	-	6	V
I _{sink(o)}	output sink current		-	-	2	mA
I _{o(max)}	maximum output current	sink or source; pin OP2 functions as VIF-AGC output	-	-	10	μΑ

[1] Values of video and sound parameters can be decreased at $V_P = 4.5$ V.

[2] Level headroom for input level jumps during gain control setting.

[3] This parameter is not tested during the production and is only given as application information for designing the receiver circuit.

[4] Loop bandwidth BL = 70 kHz (damping factor d = 1.9; calculated with sync level within gain control range). Calculation of the VIF-PLL filter can be done by use of the following formula:

$$BL_{-3dB} = \frac{1}{2\pi} K_O K_D R$$
, valid for d ≥ 1.2
$$d = \frac{1}{2} R_{\sqrt{K_O K_D C}},$$

where:

 K_{O} is the VCO steepness $\left(\frac{rad}{V}\right)$ or $\left(2\pi\frac{Hz}{V}\right)$; K_{D} is the phase detector steepness $\left(\frac{\mu A}{rad}\right)$;

R is the loop resistor (Ω); C is the loop capacitor (F); BL_{-3dB} is the loop bandwidth for -3 dB (Hz); d is the damping factor.

[5] $V_{i(V|F)} = 10 \text{ mV}$ (RMS); $\Delta f = 1 \text{ MHz}$ (VCO frequency offset related to the picture carrier frequency); white picture video modulation.

- [6] Condition: luminance range (5 steps) from 0 % to 100 %.
- [7] S/N is the ratio of black-to-white amplitude to the noise voltage (RMS value measured on pin CVBS and tested at video black level, 'quiet line'). Noise analyzer settings: B = 5 MHz, 200 kHz high-pass and sound carrier trap on. In case of S/N_W weighted in accordance with "*ITU-T J.61*". Measurements taken for B/G standard.
- [8] The intermodulation figures are defined for:

a) f = 1.1 MHz (referenced to black and white signal) as
$$\alpha_{IM} = 20 \log \left(\frac{V_0 \text{ at } 4.4 \text{ MHz}}{V_0 \text{ at } 1.1 \text{ MHz}} \right) + 3.6 \text{ dB}$$

b) f = 3.3 MHz (referenced to color carrier) as
$$\alpha_{IM} = 20 \log \left(\frac{V_0 \text{ at } 4.4 \text{ MHz}}{V_0 \text{ at } 3.3 \text{ MHz}} \right)$$

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

- [9] Measurements taken with SAW filter M1963M (sound shelf: 20 dB); loop bandwidth BL = 70 kHz. Modulation VSB; sound carrier off; f_{video} > 0.5 MHz.
- [10] Measurements taken with SAW filter M1963M (sound shelf: 20 dB); loop bandwidth BL = 70 kHz. Sound carrier on; f_{video} = 10 kHz to 10 MHz.
- [11] AC load; $C_L < 20 \text{ pF}$ and $R_L > 1 \text{ k}\Omega$. The sound carrier frequencies (depending on TV standard) are attenuated by the integrated sound carrier traps (see Figure 15 to Figure 20; |H(s)| is the absolute value of transfer function).
- [12] The sound carrier trap can be bypassed by switching the I²C-bus. In this way the full composite video spectrum appears at pin CVBS. The amplitude is 1.1 V (p-p).
- [13] If selected by the I²C-bus, the VIF-AGC voltage can be monitored at pin OP2, and pin OP1 can be used as input. In this case, both pins cannot be used for the normal port function.
- [14] The response time is valid for a VIF input level range from 200 μV to 70 mV.
- [15] To match the AFC output signal to different tuning systems a current output is provided. The test circuit is given in Figure 12. The AFC slope (voltage per frequency) can be changed by resistors R1 and R2.
- [16] The tolerance of the reference frequency determines the accuracy of the VIF AFC, FM demodulator center frequency and maximum FM deviation.
- [17] The intercarrier output signal at pin SIOMAD can be calculated by the following formula taking into account the internal video signal with

1.1 V (p-p) as a reference:
$$V_{o(intc)(rms)} = 1.1 \times \frac{1}{2\sqrt{2}} \times 10^r$$
 V and $r = \frac{1}{20} \times \left(\frac{V_{i(SC)}}{V_{i(PC)}} (dB) + 6 dB \pm 3 dB\right)$, where: $\frac{1}{2\sqrt{2}}$ is the

correction term for RMS value, $\frac{V_{i(SC)}}{V_{i(PC)}}$ (*dB*) is the sound-to-picture carrier ratio at pins VIF1 and VIF2 in dB, 6 dB is the correction term

of internal circuitry and ± 3 dB is the tolerance of video output and intercarrier output V_{o(intc)(rms)}.

- [18] For normal operation (with the I²C-bus) no DC load at pin SIOMAD is allowed. The second module address (MAD2) will be activated by the application of a 2.2 kΩ resistor between pin SIOMAD and ground. If this MAD2 is activated, also the power-on set-up state activates a VIF frequency of 58.75 MHz.
- [19] SIF input level is 10 mV (RMS); VIF input level is 10 mV (RMS) unmodulated.
- [20] Measured with an FM deviation of 25 kHz and the typical AF output voltage of 500 mV (RMS). The AF output signal can be attenuated by 6 dB to 250 mV (RMS) via the I²C-bus. For handling a frequency deviation of more than 55 kHz, the AF output signal has to be reduced in order to avoid clipping (THD < 1.5 %).</p>
- [21] The lower limit of the audio bandwidth depends on the value of the capacitor at pin AFD. A value of C_{AF} = 470 nF leads to $f_{AF(-3dB)} \approx 20$ Hz and C_{AF} = 220 nF leads to $f_{AF(-3dB)} \approx 40$ Hz.
- [22] For all S/N measurements the VIF modulator in use has to meet the following specifications:
 - a) Incidental phase modulation for black-to-white jump less than 0.5 degrees
 - b) QSS AF performance, measured with the television demodulator AMF2 (audio output, weighted S/N ratio) better than 60 dB (at deviation 27 kHz) for 6 kHz sine wave black-to-white video modulation
 - c) Picture-to-sound carrier ratio PC / SC₁ = 13 dB (transmitter)
- [23] Calculation of the loop filter parameters can be done approximately using the following formulae: $f_o = \frac{1}{2\pi \sqrt{\frac{K_o K_D}{C_T}}}$;

$$\vartheta = \frac{I}{2R\sqrt{K_OK_DC_P}}$$
; BL_{-3dB} = f_o(1.55 - \vartheta^2). The formulae are only valid under the following conditions: $\vartheta \le 1$ and C_S > 5C_P, where:

K₀ is the VCO steepness $\left(\frac{rad}{V}\right)$ or $\left(2\pi \frac{Hz}{V}\right)$; K_D is the phase detector steepness $\left(\frac{\mu A}{rad}\right)$; R is the loop resistor; C_S is the series

capacitor; C_P is the parallel capacitor; f_0 is the natural frequency of the PLL; BL_{-3dB} is the loop bandwidth for -3 dB; ϑ is the damping factor. For examples, see Table 21.

- [24] Window width of digital acquisition help \leq 237.5 kHz.
- [25] The PC / SC ratio is calculated as the addition of TV transmitter PC / SC₁ ratio and SAW filter PC / SC₁ ratio. This PC / SC ratio is necessary to achieve the S/N_W values as noted. A different PC / SC ratio will change these values.
- [26] Measurements taken with SAW filter G1984 (Siemens) for vision and sound IF (sound shelf: 14 dB). Picture-to-sound carrier ratio of transmitter PC / SC = 13 dB. Input level on pins VIF1 and VIF2 of V_{i(SIF)} = 10 mV (RMS) sync level, 27 kHz FM deviation for sound carrier, f_{AF} = 400 Hz. Measurements in accordance with *"ITU-R BS.468-4"*. De-emphasis is 50 μs.
- [27] The QSS signal output on pin SIOMAD is analyzed by a test demodulator TDA9820. The S/N ratio of this device is more than 60 dB, related to a deviation of ±27 kHz, in accordance with *"ITU-R BS.468-4"*.

© NXP B.V. 2008. All rights reserved

TDA9885 TDA9886 3

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators


- [28] Measurements taken with SAW filter K3953 for vision IF (suppressed sound carrier) and K9453 for sound IF (suppressed picture carrier). Input level V_{i(SIF)} = 10 mV (RMS), 27 kHz (54 % FM deviation).
- [29] Measurements taken with SAW filter K9453 (Siemens) for AM sound IF (suppressed picture carrier).
- [30] The value of C_x determines the accuracy of the resonance frequency of the crystal. It depends on the type of crystal used.
- [31] Pin REF is able to operate as a 1-pin crystal oscillator input as well as an external reference signal input, e.g. from the tuning system.
- [32] The SDA and SCL lines will not be pulled down if V_{CC} is switched off.
- [33] The AC characteristics are in accordance with the l²C-bus specification for fast mode (maximum clock frequency is 400 kHz). Information about the l²C-bus can be found in the brochure *"The l²C-bus and how to use it"* (order number 9398 393 40011).
- [34] Port P1 and port P2 are open-collector outputs.

Table 21. Examples to the FM-PLL filter


BL _{-3dB} (kHz)	C _S (nF)	C _P (pF)	R (k Ω)	θ
100	10	390	5.6	0.5
160	10	150	9.1	0.5


Table 22. Input frequencies and carrier ratios

Symbol	Parameter	B/G standard	M/N standard	L standard	L-accent standard	Unit
f _{PC}	picture carrier frequency	38.9	45.75 or 58.75	38.9	33.9	MHz
f _{SC1}	sound carrier frequency 1	33.4	41.25 or 54.25	32.4	40.4	MHz
f _{SC2}	sound carrier frequency 2	33.158	-	-	-	MHz
PC / SC ₁	picture to first sound carrier ratio	13	7	10	10	dB
PC/SC_2	picture to second sound carrier ratio	20	-	-	-	dB




I²C-bus controlled multistandard alignment-free IF-PLL demodulators






TDA9885_TDA9886_3


I²C-bus controlled multistandard alignment-free IF-PLL demodulators






TDA9885_TDA9886_3
Product data sheet

I²C-bus controlled multistandard alignment-free IF-PLL demodulators









TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators







TDA9885_TDA9886_3

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators







TDA9885_TDA9886_3

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators






TDA9885_TDA9886_3
Product data sheet

TDA9885; TDA9886


I²C-bus controlled multistandard alignment-free IF-PLL demodulators



Conditions: PC / SC ratio measured at pins VIF1 and VIF2; via transformer; 27 kHz FM deviation; 50 µs de-emphasis.


- (1) Signal.
- (2) Noise at H-picture (*"ITU-R BS.468-4"* weighted quasi peak).
- (3) Noise at black picture ("ITU-R BS.468-4" weighted quasi peak).

Fig 21. Audio signal-to-noise ratio as a function of picture-to-sound carrier ratio in intercarrier mode




TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators



NXP Semiconductors

I²C-bus controlled multistandard alignment-free IF-PLL demodulators



TDA9885_TDA9886_3
Product data sheet


Product data sheet TDA9885_TDA9886_3

Rev. 03

16 December 2008

© NXP B.V. 2008. All rights rese

45 of 56



- (1) For L-accent standard OP1 = LOW and OP2 = HIGH, in other cases OP1 = HIGH and OP2 = LOW.
- (2) If pin OP2 outputs VIF-AGC voltage, then pin OP1 can be used for SAW switching.
- Not connected for TDA9885. (3)
- Optional measures to improve ESD performance within a TV-set application. (4)
- Application dependent. (5)
- (6) For test signal input only.

Fig 25. Application diagram

NXP Semiconductors

<u>1</u>ິວ

Application information


I²C-bus controlled multistandard alignment-free IF-PLL demodulators

DA9885; _ **DA9886**

Product data sheet

Rev. 03 16 December 2008

46 of 56



Semiconductors

NXP

14.

Test information

I²C-bus controlled multistandard alignment-free IF-PLL demodulators DA9885; -DA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 23.I²C-bus address selection $S = R/\overline{W}$ selection bit.

S = R/W Selection bit.		
Option	R1 not used	R1 = 2.2 k Ω
R2 and R3 not used	1000 011S	1000 010S
R2 = R3 = 150 kΩ	1001 011S	1001 010S

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

15. Package outline




Fig 27. Package outline SOT137-1 (SO24)

I²C-bus controlled multistandard alignment-free IF-PLL demodulators





Fig 28. Package outline SOT340-1 (SSOP24)

I²C-bus controlled multistandard alignment-free IF-PLL demodulators



HVQFN32: plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body 5 x 5 x 0.85 mm

SOT617-3

Fig 29. Package outline SOT617-3 (HVQFN32)

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

16. Soldering of SMD packages

This text provides a very brief insight into a complex technology. A more in-depth account of soldering ICs can be found in Application Note *AN10365 "Surface mount reflow soldering description"*.

16.1 Introduction to soldering

Soldering is one of the most common methods through which packages are attached to Printed Circuit Boards (PCBs), to form electrical circuits. The soldered joint provides both the mechanical and the electrical connection. There is no single soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and Surface Mount Devices (SMDs) are mixed on one printed wiring board; however, it is not suitable for fine pitch SMDs. Reflow soldering is ideal for the small pitches and high densities that come with increased miniaturization.

16.2 Wave and reflow soldering

Wave soldering is a joining technology in which the joints are made by solder coming from a standing wave of liquid solder. The wave soldering process is suitable for the following:

- Through-hole components
- Leaded or leadless SMDs, which are glued to the surface of the printed circuit board

Not all SMDs can be wave soldered. Packages with solder balls, and some leadless packages which have solder lands underneath the body, cannot be wave soldered. Also, leaded SMDs with leads having a pitch smaller than ~0.6 mm cannot be wave soldered, due to an increased probability of bridging.

The reflow soldering process involves applying solder paste to a board, followed by component placement and exposure to a temperature profile. Leaded packages, packages with solder balls, and leadless packages are all reflow solderable.

Key characteristics in both wave and reflow soldering are:

- Board specifications, including the board finish, solder masks and vias
- · Package footprints, including solder thieves and orientation
- · The moisture sensitivity level of the packages
- Package placement
- Inspection and repair
- Lead-free soldering versus SnPb soldering

16.3 Wave soldering

Key characteristics in wave soldering are:

- Process issues, such as application of adhesive and flux, clinching of leads, board transport, the solder wave parameters, and the time during which components are exposed to the wave
- · Solder bath specifications, including temperature and impurities

TDA9885 TDA9886 3

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

16.4 Reflow soldering

Key characteristics in reflow soldering are:

- Lead-free versus SnPb soldering; note that a lead-free reflow process usually leads to higher minimum peak temperatures (see <u>Figure 30</u>) than a SnPb process, thus reducing the process window
- Solder paste printing issues including smearing, release, and adjusting the process window for a mix of large and small components on one board
- Reflow temperature profile; this profile includes preheat, reflow (in which the board is heated to the peak temperature) and cooling down. It is imperative that the peak temperature is high enough for the solder to make reliable solder joints (a solder paste characteristic). In addition, the peak temperature must be low enough that the packages and/or boards are not damaged. The peak temperature of the package depends on package thickness and volume and is classified in accordance with Table 24 and 25

Table 24. SnPb eutectic process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C)		
	Volume (mm ³)		
	< 350	≥ 350	
< 2.5	235	220	
≥ 2.5	220	220	


Table 25. Lead-free process (from J-STD-020C)

Package thickness (mm)	Package reflow temperature (°C) Volume (mm ³)			
	< 350	350 to 2000	> 2000	
< 1.6	260	260	260	
1.6 to 2.5	260	250	245	
> 2.5	250	245	245	

Moisture sensitivity precautions, as indicated on the packing, must be respected at all times.

Studies have shown that small packages reach higher temperatures during reflow soldering, see Figure 30.

I²C-bus controlled multistandard alignment-free IF-PLL demodulators



For further information on temperature profiles, refer to Application Note AN10365 "Surface mount reflow soldering description".

17. Abbreviations

Table 26. A	bbreviations
Acronym	Description
AF	Audio Frequency
AFC	Automatic Frequency Control
AGC	Automatic Gain Control
DSB	Double SideBand
FPLL	Frequency Phase-Locked Loop
IF	Intermediate Frequency
MAD	Module ADdress
NTSC	National Television Standards Committee
PAL	Phase Alternating Line
PC	Personal Computer
PC	Picture Carrier
PLL	Phase-Locked Loop
QSS	Quasi Split Sound
SAD	SubADdress
SAW	Surface Acoustic Wave
SC	Sound Carrier
SECAM	SEquentiel Couleur Avec Memoire
SIF	Sound Intermediate Frequency
STB	Set-Top Box

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

Table 26. Abbreviationscontinued			
Acronym	Description		
TOP	TakeOver Point		
VCO	Voltage-Controlled Oscillator		
VIF	Vision Intermediate Frequency		
VITS	Vertical Interval Test Signal		
VTR	Video Tape Recorder		

18. Revision history

Table 27.Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
TDA9885_TDA9886_3	20081216	Product data sheet	-	TDA9885_TDA9886_2	
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 				
	 <u>Section 5</u>: added V5 versions 				
	 Figure 25; update on application diagram 				
TDA9885_TDA9886_2	20031002	Product specification	-	TDA9885_TDA9886_1	
TDA9885_TDA9886_1	20020305	Product specification	-	-	

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

19. Legal information

19.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

19.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

19.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I²C-bus — logo is a trademark of NXP B.V.

20. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

TDA9885; TDA9886

I²C-bus controlled multistandard alignment-free IF-PLL demodulators

21. Contents

1	General description 1
2	Features 1
3	Applications 2
4	Quick reference data 2
5	Ordering information 4
6	Block diagram 5
7	Pinning information
7.1	Pinning
7.2	Pin description 7
8	Functional description 8
8.1	VIF amplifier 8
8.2	Tuner AGC and VIF AGC
8.3	VIF-AGC detector 9
8.4	FPLL detector
8.5	VCO and divider
8.6	AFC and digital acquisition help 10
8.7	Video demodulator and amplifier
8.8 8.9	Sound carrier trap
8.10	SIF-AGC detector
8.11	Single reference QSS mixer
8.12	AM demodulator
8.13	FM demodulator and acquisition help 12
8.14	Audio amplifier and mute time constant 12
8.15	Internal voltage stabilizer 13
8.16	I ² C-bus transceiver and MAD 13
9	I ² C-bus control 14
9.1	Read format 14
9.1.1	Slave address 14
9.1.2	Data byte 15
9.2	Write format 16
9.2.1	Subaddress (A data) 17
9.2.2 9.2.3	Data byte for switching mode (B data) 17 Data byte for adjust mode (C data) 18
9.2.3 9.2.4	Data byte for adjust mode (C data)
9.2.4 10	Limiting values
10	Thermal characteristics
12	Characteristics
13	Application information
14	Test information
15	Package outline
16	Soldering of SMD packages 51
16.1	Introduction to soldering 51
16.2	Wave and reflow soldering
16.3	Wave soldering 51

16.4	Reflow soldering.	52
17	Abbreviations	53
18	Revision history	54
19	Legal information	55
19.1	Data sheet status	55
19.2	Definitions	55
19.3	Disclaimers	55
19.4	Trademarks	55
20	Contact information	55
21	Contents	56

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 December 2008 Document identifier: TDA9885_TDA9886_3

