

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

October 1991 Revised April 2000

SCAN18541T Non-Inverting Line Driver with 3-STATE Outputs

General Description

FAIRCHILD

SEMICONDUCTOR

The SCAN18541T is a high speed, low-power line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented paired output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).


Features

- IEEE 1149.1 (JTAG) Compliant
- Dual output enable signals per byte
- 3-STATE outputs for bus-oriented applications
- 9-bit data busses for parity applications
- Reduced-swing outputs source 32 mA/sink 64 mA
- Guaranteed to drive 50Ω transmission line to TTL input levels of 0.8V and 2.0V
- TTL compatible inputs
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP and HIGHZ instructions
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package	Number		Packa	ge Description		
SCAN18541TSSC	MS5	6A	56-Lead Shrinl	k Small Outline Package	e (SSOP), JEDE	C MO-118, 0.30	0 Wide
Devices also available	in Tape and R	eel. Specify	by appending the s	uffix letter "X" to the ordering o	ode.		
Connectio	n Diagı	ram		Pin Nam	es		
		J 56	— трі	Pin Names		Description	
	AO ₀ - 2	55	- Alo	AI ₍₀₋₈₎	Input Pins, A S	ide	
	.0E1 - 3	54	- AOE2	BI ₍₀₋₈₎	Input Pins, B Si		
	A01 4	53	— AL	$\overline{AOE}_1, \overline{AOE}_2$	3-STATE Output		Pins. A Side
	40 ₂ - 5	52	- Al ₂	$\overline{BOE}_1, \overline{BOE}_2$	3-STATE Output		
(SND — 6	51	- GND	1. 2		•	
	A0 ₃ — 7	50	— Al ₃	AO ₍₀₋₈₎	Output Pins, A		
	40 ₄ — 8	49	- AI4	AO ₍₀₋₈₎	Output Pins, B	Side	
	V _{CC} — 9	48	-v _{cc}	Truth Tel	hlaa		
	40 ₅ — 10	47	— Al ₅	Truth Ta	bies		
	A0 ₆ — 11	46	- Al ₆		Inputs		1
	SND - 12	45	— GND		·	ı	AO ₍₀₋₈₎
	40 ₇ — 13	44	- Al ₇	AOE ₁	AOE ₂	AI ₍₀₋₈₎	(0 0)
	40 ₈ — 14	43	— AI ₈	L	L	Н	Н
	BO ₀ — 15	42	— ві _о	н	х	х	z
	BO ₁ = 16 SND = 17	41 40	— ВЦ	x	н	х	z
	B0 ₂ - 18		— GND — BI ₂	L	L	L	L
	BO ₂ 19	38	BI3		L L	L	L L
	V _{CC} - 20	37	— v _{cc}		Inputs		
	B0_ 21	36	— ВI ₄	BOE ₁	BOE ₂	ВІ ₍₀₋₈₎	во ₍₀₋₈₎
	B05 - 22	35	— ві ₅	•	2		Ц
	GND - 23	34	- GND	L	L	Н	Н
	BO ₆ — 24	33	— ві ₆	Н	Х	х	Z
	BO ₇ — 25	32	- BI ₇	Х	н	х	Z
Ē	80E ₁ — 26	31	- BOE2	L	L	L	L
	во ₈ — 27	30	— ві ₈	H = HIGH Voltage		naterial	•
	TDO — 28	29	тск	L = LOW Voltage	Level Z = High	n Impedance	

© 2000 Fairchild Semiconductor Corporation DS010965



www.fairchildsemi.com

2

Description of Boundary-Scan Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.


Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.




TDL

TDO




cant bits of this captured value (01) are required by IEEE Std 1149.1. The upper six bits are unique to the SCAN18541T device. SCAN CMOS Test Access Logic devices do not include the IEEE 1149.1 optional identification register. Therefore, this unique captured value can be used as a "pseudo ID" code to confirm that the correct device is placed in the appropriate location in the boundary scan chain.




Instruction Code	Instruction
00000000	EXTEST
1000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
All Others	BYPASS



SCAN18541T



www.fairchildsemi.com



www.fairchildsemi.com

4

Descript	tion of Bo			itry (Continue ster Definition I		
	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
	41	AOE ₁	3	Input	TYPE1	Control
	40	AOE ₂	54	Input	TYPE1	Signals
	39	AOE		Internal	TYPE2	
	38	BOE ₁	26	Input	TYPE1	
	37	BOE ₂	31	Input	TYPE1	
	36	BOE		Internal	TYPE2	
	35	AI ₀	55	Input	TYPE1	A–in
	34	AI ₁	53	Input	TYPE1	
	33	Al ₂	52	Input	TYPE1	
	32	Al ₃	50	Input	TYPE1	
	31	Al ₄	49	Input	TYPE1	
	30	AI ₅	47	Input	TYPE1	
	29	AI ₆	46	Input	TYPE1	
	28	AI ₇	44	Input	TYPE1	
	27	AI ₈	43	Input	TYPE1	
	26	BI ₀	42	Input	TYPE1	B–in
	25	BI ₁	41	Input	TYPE1	
	24	BI ₂	39	Input	TYPE1	
	23	BI ₃	38	Input	TYPE1	
	22	BI ₄	36	Input	TYPE1	
	21	BI ₅	35	Input	TYPE1	
	20	BI ₆	33	Input	TYPE1	
	19	BI ₇	32	Input	TYPE1	
	18	BI ₈	30	Input	TYPE1	
	17	AO ₀	2	Output	TYPE2	A-out
	16	AO ₁	4	Output	TYPE2	
	15	AO ₂	5	Output	TYPE2	
	14	AO ₃	7	Output	TYPE2	
	13 12	AO ₄	8 10	Output	TYPE2	
		AO ₅	-	Output	TYPE2	
	11 10	AO ₆	11 13	Output	TYPE2 TYPE2	
	9	AO ₇	13	Output Output	TYPE2	
	9 8	AO ₈ BO ₀	14	Output	TYPE2	B-out
	7	BO ₀ BO ₁	16	Output	TYPE2	B-Out
	6	BO ₁ BO ₂	18	Output	TYPE2	
	5	BO ₂ BO ₃	19	Output	TYPE2	
	4	BO ₃ BO ₄	21	Output	TYPE2	
	4	BO ₄ BO ₅	21	Output	TYPE2	
	2	BO ₅ BO ₆	22	Output	TYPE2	
	2	BO ₆ BO ₇	24 25	Output	TYPE2	
	0	BO ₇ BO ₈	23	Output	TYPE2	
l	Ŭ	208	2,	Cupu		

SCAN18541T

Absolute Maximum Ratings(Note 1)

Supply Voltage (V _{CC}) DC Input Diode Current (I _{IK})	-0.5V to +7.0V
$V_1 = -0.5V$	–20 mA
$V_{I} = V_{CC} + 0.5V$	+20 mA
DC Output Diode Current (I _{OK})	120 1117
$V_{O} = -0.5V$	–20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V _O)	–0.5V to V_CC +0.5V
DC Output Source/Sink Current (I _O)	±70 mA
DC V _{CC} or Ground Current	
Per Output Pin	±70 mA
Junction Temperature	
SSOP	+140°C
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$
ESD (Min)	2000V

Recommended Operating Conditions

Supply Voltage (V _{CC})	
SCAN Products	4.5V to 5.5V
Input Voltage (VI)	0V to V _{CC}
Output Voltage (V _O)	0V to V _{CC}
Operating Temperature (T _A)	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate $\Delta V/\Delta t$	125 mV/ns
V _{IN} from 0.8V to 2.0V	
V _{CC} @ 4.5V, 5.5V	

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation of SCAN circuits outside databook specifications.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A =	+25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units	Conditions
Symbol	Parameter	(V)	Тур	Gu	aranteed Limits	Units	Conditions
V _{IH}	Minimum HIGH	4.5	1.5	2.0	2.0	V	$V_{OUT} = 0.1V$
	Input Voltage	5.5	1.5	2.0	2.0	v	or V _{CC} –0.1V
V _{IL}	Maximum LOW	4.5	1.5	0.8	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	1.5	0.8	0.8	v	or V _{CC} –0.1V
V _{OH}	Minimum HIGH	4.5		3.15	3.15	V	
	Output Voltage	5.5		4.15	4.15	V	$I_{OUT} = -50 \ \mu A$
	(Note 3)	4.5		2.4	2.4	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4	2.4	V	$I_{OH} = -32 \text{ mA}$
	-	4.5		2.4		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		2.4		V	$I_{OH} = -24 \text{ mA}$
V _{OL}	Maximum LOW	4.5		0.1	0.1		
	Output Voltage	5.5		0.1	0.1	V	$I_{OUT} = 50 \ \mu A$
	(Note 3)	4.5		0.55	0.55	V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55	0.55	V	I _{OL} = 64 mA
	-	4.5		0.55		V	$V_{IN} = V_{IL} \text{ or } V_{IH}$
		5.5		0.55		V	I _{OL} = 48 mA
IN	Maximum Input Leakage Current	5.5		±0.1	±1.0	μA	$V_I = V_{CC}, GND$
IN	Maximum Input	5.5		2.8	3.6	μA	$V_I = V_{CC}$
TDI, TMS	Leakage			-385	-385	μA	$V_I = GND$
	Minimum Input Leakage	5.5		-160	-160	μA	V _I = GND
OLD	Minimum Dynamic	5.5		94	94	mA	V _{OLD} = 0.8V Max
I _{OHD}	Output Current (Note 2)			-40	-40	mA	V _{OHD} = 2.0V Mir
OZ	Maximum Output Leakage Current	5.5		±0.5	±5.0	μA	$V_{I}(OE) = V_{IL}, V_{II}$
os	Output Short	5.5		-100	-100	mA	$V_{O} = 0V$
	Circuit Current					(min)	
сс	Maximum Quiescent Supply Current	5.5		16.0	88	μΑ	V _O = Open TDI, TMS = V _{CC}
		5.5		750	820	μA	V _O = Open TDI, TMS = GNI

www.fairchildsemi.com

DC Electrical Characteristics (Continued)

Symbol	Parameter	Parameter V_{CC} $T_A = +25^{\circ}C$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	s Conditions		
Gymbol	i arameter	(V)	Typ Guara		ranteed Limits	onita	Conditions
I _{CCt}	Maximum I _{CC}	5.5		2.0	2.0	mA	$V_{I} = V_{CC} - 2.1V$
	Per Input						$V_{I} = V_{CC} - 2.1V$
				0.45	0.45		TDI/TMS Pin,
		5.5		2.15	2.15	mA	Test One with
							the Other Floating

Note 2: Maximum test duration 2.0 ms, one output loaded at a time.

Note 3: All outputs loaded; thresholds associated with output under test.

Noise Specifications

Symbol	Parameter	V _{cc}	T _A =	+25°C	$\textbf{T}_{\textbf{A}}=-\textbf{40}^{\circ}\textbf{C} \text{ to } +\textbf{85}^{\circ}\textbf{C}$	Units
Symbol	ranneter	(V)	Тур	Guarant	eed Limits	Units
V _{OLP}	Maximum HIGH Output Noise (Note 4)(Note 5)	5.0	1.0	1.5		V
V _{OLV}	Minimum LOW Output Noise (Note 4)(Note 5)	5.0	-0.6	-1.2		V
V _{OHP}	Maximum Overshoot (Note 4)(Note 6)	5.0	V _{OH} +1.0	V _{OH} +1.5		V
V _{OHV}	Minimum V _{CC} Droop (Note 4)(Note 6)	5.0	V _{OH} -1.0	V _{OH} -1.8		V
V _{IHD}	Minimum HIGH Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.6	2.0	2.0	V
V _{ILD}	Maximum LOW Dynamic Input Voltage Level (Note 6)(Note 7)	5.5	1.4	0.8	0.8	V

Note 4: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched LOW and one output held LOW. Note 5: Maximum number of outputs that can switch simultaneously is n. (n-1) outputs are switched HIGH and one output held HIGH. Note 6: Worst case package.

Note 7: Maximum number of data inputs (n) switching. (n-1) input switching 0V to 3V. Input under test switching 3V to threshold (V_{ILD}).

AC Electrical Characteristics

		v _{cc}				$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
Symbol	Parameter	(V)				C _L =		
		(Note 8)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	2.5		9.0	2.5	9.8	ns
t _{PHL}	Data to Q		2.5		9.0	2.5	9.8	115
t _{PLZ} ,	Disable Time	5.0	1.5		10.2	1.5	10.7	ns
t _{PHZ}			1.5		10.2	1.5	10.7	115
t _{PZL} ,	Enable Time	5.0	2.0		11.8	2.0	12.8	20
t _{PZH}			2.0		9.5	2.0	10.5	ns

Note 8: Voltage Range 5.0 is $5.0V \pm 0.5V$.

SCAN18541T

SCAN18541T

AC Electrical Characteristics

		V _{CC}		$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		C _L =	50 pF	Units
		(Note 9)	Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	5.0	3.5		13.2	3.5	14.5	
t _{PHL}	TCK to TDO		3.5		13.2	3.5	14.5	ns
t _{PLZ} ,	Disable Time	5.0	2.5		11.5	2.5	11.9	
t _{PHZ}	TCK to TDO		2.5		11.5	2.5	11.9	ns
t _{PZL} ,	Enable Time	5.0	3.0		14.5	3.0	15.8	
t _{PZH}	TCK to TDO		3.0		14.5	3.0	15.8	ns
t _{PLH} ,	Propagation Delay		5.0		18.0	5.0	19.8	
t _{PHL}	TCK to Data Out	5.0	5.0		18.0	5.0	19.8	ns
	During Update-DR State							
t _{PLH} ,	Propagation Delay		5.0		18.6	5.0	20.2	
t _{PHL}	TCK to Data Out	5.0	5.0		18.6	5.0	20.2	ns
	During Update-IR State							
t _{PLH} ,	Propagation Delay							
t _{PHL}	TCK to Data Out	5.0	5.5		19.9	5.5	21.5	ns
	During Test Logic		5.5		19.9	5.5	21.5	
	Reset State							
t _{PLZ} ,	Propagation Delay		4.0		16.4	4.0	18.2	
t _{PHZ}	TCK to Data Out	5.0	4.0		16.4	4.0	18.2	ns
	During Update-DR State							
t _{PLZ} ,	Propagation Delay		5.0		19.5	5.0	20.8	
t _{PHZ}	TCK to Data Out	5.0	5.0		19.5	5.0	20.8	ns
	During Update-IR State							
t _{PLZ} ,	Propagation Delay							
t _{PHZ}	TCK to Data Out	5.0	5.0		19.9	5.0	21.5	ns
	During Test Logic		5.0		19.9	5.0	21.5	
	Reset State							
t _{PZL} ,	Propagation Delay		5.0		18.9	5.0	20.9	
t _{PZH}	TCK to Data Out	5.0	5.0		18.9	5.0	20.9	ns
	During Update-DR State							
t _{PZL} ,	Propagation Delay		6.5		22.4	6.5	24.2	
t _{PZH}	TCK to Data Out	5.0	6.5		22.4	6.5	24.2	ns
	During Update-IR State							
t _{PZL} ,	Propagation Delay							
t _{PZH}	TCK to Data Out	5.0	7.0		23.8	7.0	25.7	ns
	During Test Logic		7.0		23.8	7.0	25.7	
	Reset State							

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK. Note 9: Voltage Range 5.0 is $5.0V \pm 0.5V$.

	Operation:	V _{CC}	T _A = +25°C	$T_A = -40^{\circ}C$ to $+85^{\circ}C$	Units
Symbol	Parameter	(V)	C _L = 50 pF	C ₁ = 50 pF	
		(Note 10)		nteed Minimum	+
t _S	Setup Time, H or L Data to TCK (Note 11)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L TCK to Data (Note 11)	5.0	4.5	4.5	ns
t _S	Setup Time, H or L AOE _n , BOE _n to TCK (Note 12)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L TCK to AOE _n , BOE _n (Note 12)	5.0	4.5	4.5	ns
t _S	Setup Time, H or L Internal AOE, BOE, to TCK (Note 13)	5.0	3.0	3.0	ns
t _H	Hold Time, H or L TCK to Internal AOE, BOE (Note 13)	5.0	3.0	3.0	ns
t _S	Setup Time, H or L TMS to TCK	5.0	8.0	8.0	ns
t _H	Hold Time, H or L TCK to TMS	5.0	2.0	2.0	ns
t _S	Setup Time, H or L TDI to TCK	5.0	4.0	4.0	ns
t _H	Hold Time, H or L TCK to TDI	5.0	4.5	4.5	ns
t _W	Pulse Width TCK H	5.0	15.0 5.0	15.0 5.0	ns
f _{MAX}	Maximum TCK Clock Frequency	5.0	25	25	MHz
T _{PU}	Wait Time, Power Up to TCK	5.0	100	100	ns
T _{DN}	Power Down Delay	0.0	100	100	ms

Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Note 10: Voltage Range 5.0 is 5.0V \pm 0.5V.

Note 11: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35. Note 12: Timing pertains to BSR 37, 38, 40 and 41 only.

Note 13: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

SCAN18541T

SCAN18541T

Extended AC Electrical Characteristics

Symbol	Parameter	Parameter $T_{A} = +25^{\circ}C$ $V_{CC} = 5.0V$ $C_{L} = 50 \text{ pF}$ 18 Outputs Switching (Note 14)				$\begin{split} T_{A} &= -40^{\circ}\text{C to } +85^{\circ}\text{C} \\ V_{CC} &= 5.0\text{V} \pm 0.5\text{V} \\ C_{L} &= 250 \text{ pF} \\ (\text{Note 5}) \end{split}$	
		Min	Тур	Max	Min	Max	
t _{PLH} ,	Propagation Delay	3.0		11.0	4.0	13.0	ns
PHL	Data to Output	3.0		11.0	4.0	15.0	
t _{PZH} ,	Output Enable Time	2.5		11.5	(Not	e 16)	ns
t _{PZL}		2.5		14.0	(NOL	e 10)	115
t _{PHZ} ,	Output Disable Time	2.0		11.5	(Not	e 17)	ns
PLZ		2.0		11.5	(NOL	e 17)	115
t _{OSHL}	Pin to Pin Skew		0.5	1.0		1.0	
(Note 18)	HL Data to Output		0.5	1.0		1.0	ns
t _{OSLH}	Pin to Pin Skew		0.5	1.0		1.0	
(Note 18)	LH Data to Output		0.0	1.0		1.0	ns

Note 14: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 15: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.


Note 16: 3-STATE delays are load dominated and have been excluded from the datasheet.

Note 17: The Output Disable Time is dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet.

Note 18: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
CIN	Input Pin Capacitance	4.0	pF	$V_{CC} = 5.0V$
C _{OUT}	Output Pin Capacitance	13.0	pF	$V_{CC} = 5.0V$
C _{PD}	Power Dissipation Capacitance	34.0	pF	$V_{CC} = 5.0V$



www.fairchildsemi.com