

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

3.3V CMOS 18-BIT REGISTERED TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O

IDT74LVC16501A

FEATURES:

- Typical tsk(o) (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- Vcc = 3.3V ± 0.3V, Normal Range
- Vcc = 2.7V to 3.6V, Extended Range
- CMOS power levels (0.4µ W typ. static)
- · All inputs, outputs, and I/O are 5V tolerant
- · Supports hot insertion
- Available in SSOP and TSSOP packages

DRIVE FEATURES:

- High Output Drivers: ±24mA
- Reduced system switching noise

APPLICATIONS:

- 5V and 3.3V mixed voltage systems
- · Data communication and telecommunication systems


FUNCTIONAL BLOCK DIAGRAM

DESCRIPTION:

The LVC16501A is built using advanced dual metal CMOS technology. This high-speed, low power 18-bit registered bus transceiver combines Dtype latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes. Data flow in each direction is controlled by outputenable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A bus data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. OEAB performs the output enable function on the B port. Data flow from B port to A port is similar but requires using OEBA, LEBA and CLKBA. Flowthrough organization of signal pins simplifies layout. All inputs are designed with hysteresis for improved noise margin.

The LVC16501A has been designed with a \pm 24mA output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.


Inputs can be driven from either 3.3V or 5V devices. This feature allows the use of this device as a translator in a mixed 3.3V/5V supply system.



TO 17 OTHER CHANNELS

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

PINCONFIGURATION



SSOP/ TSSOP TOP VIEW

INDUSTRIAL TEMPERATURE RANGE

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Description | Max | Unit |
|------------|---|--------------|------|
| VTERM | Terminal Voltage with Respect to GND | -0.5 to +6.5 | V |
| Tstg | Storage Temperature | -65 to +150 | °C |
| Ιουτ | DC Output Current | -50 to +50 | mA |
| Іік Іок | Continuous Clamp Current, VI < 0 or Vo < 0 | -50 | mA |
| lcc Iss | Continuous Current through each Vcc or GND | ±100 | mA |

NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, F = 1.0MHz)

| Symbol | Parameter ⁽¹⁾ | Conditions | Тур. | Max. | Unit |
|--------|--------------------------|------------|------|------|------|
| CIN | Input Capacitance | VIN = 0V | 4.5 | 6 | pF |
| Соит | Output Capacitance | Vout = 0V | 6.5 | 8 | pF |
| Ci/o | I/O Port Capacitance | VIN = 0V | 6.5 | 8 | pF |

NOTE:

1. As applicable to the device type.

PIN DESCRIPTION

| Pin Names | Description |
|-----------|--|
| OEAB | A-to-B Output Enable Input (Active HIGH) |
| ŌĒBĀ | B-to-A Output Enable Input (Active LOW) |
| LEAB | A-to-B Latch Enable Input |
| LEBA | B-to-A Latch Enable Input |
| CLKAB | A-to-B Clock Input |
| CLKBA | B-to-A Clock Input |
| Ax | A-to-B Data Inputs or B-to-A 3-State Outputs |
| Вх | B-to-A Data Inputs or A-to-B 3-State Outputs |

FUNCTION TABLE^(1,2)

| | Inputs | | | | | |
|------|--------|------------|----|------------------|--|--|
| OEAB | LEAB | CLKAB | Ах | Вх | | |
| L | Х | Х | Х | Z | | |
| Н | Н | Х | L | L | | |
| Н | Н | Х | Н | Н | | |
| Н | L | \uparrow | L | L | | |
| Н | L | \uparrow | Н | Н | | |
| Н | L | L | Х | B ⁽³⁾ | | |
| Н | L | Н | Х | B ⁽⁴⁾ | | |

NOTES:

1. H = HIGH Voltage Level

X = Don't Care

L = LOW Voltage Level

Z = High-Impedance

 \uparrow = LOW-to-HIGH transition

2. A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA, LEBA, and CLKBA.

3. Output level before the indicated steady-state input conditions were established.

 Output level before the indicated steady-state input conditions were established, provided that CLKAB was HIGH before LEAB went LOW.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified: Operating Condition: $TA = -40^{\circ}C$ to $+85^{\circ}C$

| Symbol | Parameter | Test Co | nditions | Min. | Тур. ⁽¹⁾ | Max. | Unit |
|--------------|---|----------------------------------|------------------------------|------|---------------------|------|------|
| Vih | Input HIGH Voltage Level | Vcc = 2.3V to 2.7V | | 1.7 | - | _ | V |
| | | Vcc = 2.7V to 3.6V | | 2 | - | _ | |
| Vil | Input LOW Voltage Level | Vcc = 2.3V to 2.7V | | _ | _ | 0.7 | V |
| | | Vcc = 2.7V to 3.6V | | _ | — | 0.8 | |
| Ін | Input Leakage Current | Vcc = 3.6V | VI = 0 to 5.5V | - | - | ±5 | μA |
| lil | | | | | | | |
| Іоzн | High Impedance Output Current | Vcc = 3.6V | Vo = 0 to 5.5V | _ | - | ±10 | μA |
| Iozl | (3-State Output pins) | | | | | | |
| IOFF | Input/Output Power Off Leakage | Vcc = 0V, VIN or Vo ≤ 5.5 V | | _ | _ | ±50 | μA |
| νικ | Clamp Diode Voltage | VCC = 2.3V, IIN = -18mA | | - | -0.7 | -1.2 | V |
| Vн | Input Hysteresis | Vcc = 3.3V | | _ | 100 | _ | mV |
| ICCL ICCH | Quiescent Power Supply Current | Vcc = 3.6V | VIN = GND or VCC | - | - | 10 | μA |
| lccz | | | $3.6 \le VIN \le 5.5V^{(2)}$ | _ | — | 10 | |
| ∆lcc | Quiescent Power Supply Current Variation | One input at Vcc - 0.6V, other | inputs at Vcc or GND | - | _ | 500 | μA |

NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.

2. This applies in the disabled state only.

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Max. | Unit |
|--------|---------------------|--------------------------------|---------------|---------|------|------|
| Vон | Output HIGH Voltage | Vcc = 2.3V to 3.6V | Іон = – 0.1mA | Vcc-0.2 | _ | V |
| | | Vcc = 2.3V | Iон = – 6mA | 2 | _ | |
| | | Vcc = 2.3V | Iон = – 12mA | 1.7 | _ | |
| | | Vcc = 2.7V | | 2.2 | _ | |
| | | Vcc = 3V | | 2.4 | _ | |
| | | Vcc = 3V | Iон = – 24mA | 2.2 | _ | |
| Vol | Output LOW Voltage | Vcc = 2.3V to 3.6V | Iol = 0.1mA | — | 0.2 | V |
| | | Vcc = 2.3V | Iol = 6mA | _ | 0.4 | |
| | | | Iol = 12mA | _ | 0.7 | |
| | | Vcc = 2.7V | Iol = 12mA | _ | 0.4 | |
| | | Vcc = 3V | Iol = 24mA | _ | 0.55 | |

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = -40° C to $+85^{\circ}$ C.

OPERATING CHARACTERISTICS, Vcc = 3.3V ± 0.3V, TA = 25°C

| Symbol | Parameter | Test Conditions | Typical | Unit |
|--------|--|---------------------|---------|------|
| Cpd | Power Dissipation Capacitance per Transceiver Outputs enabled | CL = 0pF, f = 10Mhz | | pF |
| Cpd | Power Dissipation Capacitance per Transceiver Outputs disabled | | | |

SWITCHING CHARACTERISTICS⁽¹⁾

| | | | Vcc | = 2.7V | Vcc = 3.3 | V ± 0.3V | |
|--------------|---|--|------|--------|-----------|----------|------|
| Symbol | Parameter | | Min. | Max. | Min. | Max. | Unit |
| fMAX | | | 150 | _ | 150 | _ | MHz |
| t PLH | Propagation Delay | | 1.5 | 5.1 | 1.5 | 4.6 | ns |
| t PHL | Ax to Bx or Bx to Ax | | | | | | |
| t PLH | Propagation Delay | | 1.5 | 5.6 | 1.5 | 5.3 | ns |
| t PHL | LEBA to Ax, LEAB to Bx | | | | | | |
| t PLH | Propagation Delay | | 1.5 | 5.6 | 1.5 | 5.3 | ns |
| t PHL | CLKBA to Ax, CLKAB to Bx | | | | | | |
| t PZH | Output Enable Time | | 1.5 | 6 | 1.5 | 5.6 | ns |
| tPZL | OEBA to Ax, OEAB to Bx | | | | | | |
| t PHZ | Output Disable Time | | 1.5 | 5.6 | 1.5 | 5.2 | ns |
| t PLZ | OEBA to Ax, OEAB to Bx | | | | | | |
| tsu | Set-up Time HIGH or LOW, Ax to | CLKAB, Bx to CLKBA | 3 | _ | 3 | _ | ns |
| ħ | Hold Time HIGH or LOW, Ax to C | CLKAB, Bx to CLKBA | 0 | - | 0 | - | ns |
| tsu | Set-up Time HIGH or LOW | Clock LOW | 2.5 | _ | 2.5 | _ | ns |
| | Ax to LEAB, Bx to LEBA | Clock HIGH | 2.5 | - | 2.5 | - |] |
| Ħ | Hold Time HIGH or LOW, Ax to LEAB, Bx to LEBA | | 1.5 | _ | 1.5 | _ | ns |
| tw | LEAB or LEBA Pulse Width HIGH or LOW | | 3 | _ | 3 | _ | ns |
| tw | CLKAB or CLKBA Pulse Width HI | CLKAB or CLKBA Pulse Width HIGH or LOW | | — | 3 | — | ns |
| tsк(o) | Output Skew ⁽²⁾ | | _ | — | _ | 500 | ps |

NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. TA = -40° C to $+85^{\circ}$ C.

^{2.} Skew between any two outputs of the same package and switching in the same direction.


IDT74LVC16501A 3.3VCMOS18-BIT REGISTERED TRANSCEIVER

INDUSTRIAL TEMPERATURE RANGE

TEST CIRCUITS AND WAVEFORMS

TESTCONDITIONS

| Symbol | $Vcc^{(1)} = 3.3V \pm 0.3V$ | Vcc ⁽¹⁾ =2.7V | Vcc ⁽²⁾ =2.5V±0.2V | Unit |
|--------|-----------------------------|--------------------------|-------------------------------|------|
| VLOAD | 6 | 6 | 2 x Vcc | V |
| Vih | 2.7 | 2.7 | Vcc | V |
| Vτ | 1.5 | 1.5 | Vcc / 2 | V |
| Vlz | 300 | 300 | 150 | mV |
| Vhz | 300 | 300 | 150 | mV |
| Cl | 50 | 50 | 30 | pF |



LVC Link

Test Circuit for All Outputs

DEFINITIONS:

CL = Load capacitance: includes jig and probe capacitance.


RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.

NOTES:

1. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2.5ns; tR \leq 2.5ns. 2. Pulse Generator for All Pulses: Rate \leq 10MHz; tF \leq 2ns; tR \leq 2ns.

SWITCH POSITION

| Test | Switch |
|---|--------|
| Open Drain Disable Low Enable Low | Vload |
| Disable High Enable High | GND |
| All Other Tests | Open |




Output Skew - tsκ(x)


NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.

2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

IDT74LVC16501A 3.3VCMOS18-BIT REGISTERED TRANSCEIVER

ORDERING INFORMATION





CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 for SALES: 800-345-7015 or 408-284-8200 fax: 408-284-2775 www.idt.com for Tech Support: logichelp@idt.com