阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".



February 1990 Revised August 2000

100314

Low Power Quint Differential Line Receiver

General Description

The 100314 is a monolithic quint differential line receiver with emitter-follower outputs. An internal reference supply (V_{BB}) is available for single-ended reception. When used in single-ended operation the apparent input threshold of the true inputs is 25 mV to 30 mV higher (positive) than the threshold of the complementary inputs. Unlike other F100K ECL devices, the inputs do not have input pull-down resistors.

Active current sources provide common-mode rejection of 1.0V in either the positive or negative direction. A defined output state exists if both inverting and non-inverting inputs are at the same potential between V_{EE} and $V_{\text{CC}}.$ The defined state is logic HIGH on the $\overline{O}_a-\overline{O}_e$ outputs.

Features


- 35% power reduction of the 100114
- 2000V ESD protection
- Pin/function compatible with 100114
- Voltage compensated operating range = -4.2V to -5.7V
- Available to industrial grade temperature range (PLCC package only)

Ordering Code:

Order Number	Package Number	Package Description
100314SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100314PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100314QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100314QI		28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


Logic Symbol



Pin Descriptions

Pin Names	Description
D _a -D _e	Data Inputs
$\overline{D}_a - \overline{D}_e$ $\overline{D}_a - \overline{D}_e$ $O_a - O_e$	Inverting Data Inputs
O _a -O _e	Data Outputs
\overline{O}_a – \overline{O}_e	Complementary Data Outputs

Connection Diagrams



24-Pin DIP/SOIC

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

Case Temperature (T_C)

 $\begin{array}{lll} \mbox{Commercial} & 0 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Industrial} & -40 \mbox{°C to } +85 \mbox{°C} \\ \mbox{Supply Voltage (V_{EE})} & -5.7 \mbox{V to } -4.2 \mbox{V} \end{array}$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

Commercial Version

DC Electrical Characteristics (Note 3)

 $\rm V_{EE} = -4.2V$ to $-5.7V,~V_{CC} = V_{CCA} = GND,~T_{C} = 0^{\circ}C$ to $+85^{\circ}C$

Symbol	Parameter	Min	Тур	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1025	-955	-870	mV	V _{IN} = V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1705	-1620	mV	or V _{IL} (Min)	50Ω to $-2.0\mbox{V}$	
V _{OHC}	Output HIGH Voltage	-1035			mV	$V_{IN} = V_{IH}$	Loading with	
V _{OLC}	Output LOW Voltage			-1610	mV	or V _{IL} (Max)	50Ω to $-2.0\mbox{V}$	
V _{BB}	Output Reference Voltage	-1380	-1320	-1260	mV	$I_{VBB} = -250 \mu A$	•	
V_{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing		
V _{CM}	Common Mode Voltage	V _{CC} - 2.0		V _{CC} - 0.5	V			
V _{IH}	Single-Ended					Guaranteed HIGH Signal for All		
	Input HIGH Voltage	-1110		-870	mV	Inputs (with one input to	ed to V _{BB})	
						V _{BB} (Max) + V _{DIFF}		
V _{IL}	Single-Ended					Guaranteed LOW Signal for All		
	Input LOW Voltage	-1830		-1530	mV	Inputs (with one input to	ed to V _{BB})	
						V _{BB} (Min) – V _{DIFF}		
I _{IL}	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL}$ (Min)		
I _{IH}	Input HIGH Current			240	μΑ	V _{IN} = V _{IH (Max)} , D _a -D _e	= V _{BB} ,	
						$\overline{D}_a - \overline{D}_e = V_{IL(Min)}$		
I _{CBO}	Input Leakage Current	-10			μΑ	$V_{IN} = V_{EE}, D_a - D_e = V_{BI}$	3,	
						$\overline{D}_a - \overline{D}_e = V_{IL (Min)}$		
I _{EE}	Power Supply Current	-60		-30	mA	$D_a - D_e = V_{BB}, \overline{D}_a - \overline{D}_e =$	V _{IL (Min)}	
	L					1		

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Commercial Version (Continued) DIP AC Electrical Characteristics

 $V_{EE} = -4.2V$ to -5.7V, $V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C =	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Conditions
		Min	Max	Min	Max	Min	Max	Units	••••••
f _{MAXFS}	Toggle Frequency (Full Swing)	250		250		250		MHz	(Note 2)
f _{MAXRS}	Toggle Frequency (Reduced Swing)	700		700		700		MHz	(Note 3)
t _{PLH} t _{PHL}	Propagation Delay Data to Output	0.65	1.90	0.65	2.00	0.70	2.00	ns	Figures 1, 2
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.35	1.20	0.35	1.20	0.35	1.20	ns	1 iguies 1, 2

SOIC and PLCC AC Electrical Characteristics

 $\rm V_{EE} = -4.2V$ to $-5.7V,~V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T _C	T _C = 0°C		T _C = +25°C		T _C = +85°C		Conditions
Symbol		Min	Max	Min	Max	Min	Max	Units	Conditions
f _{MAXFS}	Toggle Frequency	250		250		250		MHz	(Note 4)
	(Full Swing)	250		230		230		IVII IZ	(14016 4)
f _{MAXRS}	Toggle Frequency	700		700		700		MHz	(Note 5)
	(Reduced Swing)	700		700		700		IVII IZ	(14016-3)
t _{PLH}	Propagation Delay	0.65	1.70	0.65	1.80	0.70	1.80	ns	
t _{PHL}	Data to Output	0.03	1.70	0.03	1.00	0.70	1.00	115	Figures 1, 2
t _{TLH}	Transition Time	0.35	1.10	0.35	1.10	0.35	1.10	ns	rigules 1, 2
t _{THL}	20% to 80%, 80% to 20%	0.55	1.10	0.55	1.10	0.55	1.10	115	
t _{PLH}	Propagation Delay	0.70	1.50	0.80	1.60	0.90	1.80	ns	PLCC only
t _{PHL}	Data to Output	0.70	1.50	0.00	1.00	0.90	1.00	115	FECC OITY
t _{OSHL}	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		280		280		280	ps	(Note 6)(Note 7)
	Data to Output Path								
t _{OSLH}	Maximum Skew Common Edge								PLCC only
	Output-to-Output Variation		330		330		330	ps	(Note 6)(Note 7)
	Data to Output Path								
t _{OST}	Maximum Skew Opposite Edge								PLCC only
	Output-to-Output Variation		330		330		330	ps	(Note 6)(Note 7)
	Data to Output Path								
t _{PS}	Maximum Skew								PLCC only
	Pin (Signal) Transition Variation		320		320		320	ps	(Note 6)(Note 7)
	Data to Output Path								

Note 4: Maximum toggle frequency at which $V_{\mbox{OH}}$ and $V_{\mbox{OL}}$ DC specifications are maintained.

Note 5: Maximum toggle frequency at which outputs maintain 150 mV swing.

Note 6: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same packaged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW (t_{OSHL}), or LOW-to-HIGH (t_{OSLH}), or in opposite directions both HL and LH (t_{OST}). Parameters t_{OST} and t_{PS} guaranteed by design.

Note 7: All skews calculated using input crossing point to output crossing point propagation delays.

Industrial Version

PLCC DC Electrical Characteristics (Note 8) $V_{EE} = -4.2 V$ to -5.7 V, $V_{CC} = V_{CCA} = GND$, $T_C = -40 ^{\circ} C$ to $+85 ^{\circ} C$

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = 0^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions		
Symbol		Min	Max	Min	Max	Units	Conditions		
V _{OH}	Output HIGH Voltage	-1085	-870	-1025	-870	mV	V _{IN} = V _{IH} (Max)	Loading with	
V _{OL}	Output LOW Voltage	-1830	-1575	-1830	-1620	mV	or V _{IL} (Min)	50Ω to $-2.0V$	
V _{OHC}	Output HIGH Voltage	-1095		-1035		mV	$V_{IN} = V_{IH}$	Loading with	
V _{OLC}	Output LOW Voltage		-1565		-1610	mV	or V _{IL} (Min)	50Ω to $-2.0V$	
V _{BB}	Output Reference Voltage	-1395	-1255	-1380	-1260	mV	I _{VBB} = -250 μA		
V_{DIFF}	Input Voltage Differential	150		150		mV	Required for Full Output Swing		
V _{CM}	Common Mode Voltage	$V_{CC} - 2.0$	V _{CC} - 0.5	$V_{CC} - 2.0$	V _{CC} - 0.5	V			
V _{IH}	Single-Ended						Guaranteed HIGH Signal for All		
	Input HIGH Voltage	-1115	-870	-1110	-870	mV	Inputs (with one input tied to V _{BB})		
							V _{BB} (Max) + V _{DIFF}		
V _{IL}	Single-Ended						Guaranteed LOW Signal for All		
	Input LOW Voltage	-1830	-1535	-1830	-1530	mV	Inputs (with one inp	ut tied to V _{BB})	
							V _{BB} (Min) – V _{DIFF}		
I _{IL}	Input LOW Current	0.50		0.50		μΑ	$V_{IN} = V_{IL (Min)}$		
I _{IH}	Input HIGH Current		240		240	μΑ	$V_{IN} = V_{IH (Max)}, D_a - I$	$D_e = V_{BB}$	
							$\overline{D}_a - \overline{D}_e = V_{IL (Min)}$		
I _{CBO}	Input Leakage Current	-10		-10		μΑ	$V_{IN} = V_{EE}, D_a - D_e = V_{BB}$		
							$\overline{D}_a - \overline{D}_e = V_{IL (Min)}$		
I _{EE}	Power Supply Current	-60	-30	-60	-30	mA	$D_a - D_e = V_{BB}, \overline{D}_a - \overline{D}_a$	e = V _{IL (Min)}	

Note 8: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

PLCC AC Electrical Characteristics


 $\mbox{V}_{\mbox{\footnotesize EE}} = -4.2\mbox{V}$ to $-5.7\mbox{V}, \mbox{ } \mbox{V}_{\mbox{\footnotesize CC}} = \mbox{V}_{\mbox{\footnotesize CCA}} = \mbox{GND}$

Symbol	Parameter	T _C = -40°C		$T_C = +25^{\circ}C$		T _C = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max	Ollits	Conditions
f _{MAXFS}	Toggle Frequency (Full Swing)	250		250		250		MHz	(Note 9)
f _{MAXRS}	Toggle Frequency (Reduced Swing)	700		700		700		MHz	(Note 10)
t _{PLH} t _{PHL}	Propagation Delay Data to Output	0.65	1.70	0.65	1.80	0.70	1.80	ns	Figures 1, 2
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.20	1.40	0.35	1.10	0.35	1.10	ns	1 iguies 1, 2

Note 9: Maximum toggle frequency at which V_{OH} and V_{OL} DC specifications are maintained.

Note 10: Maximum toggle frequency at which outputs maintain 150 mV swing.

Test Circuit



Note:

- $\bullet \quad V_{CC},\,V_{CCA}=+2V,\,V_{EE}=-2.5V$
- L1 and L2 = equal length 50Ω impedance lines
- $R_T = 50\Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50Ω to GND
- C_L = Fixture and stray capacitance $\leq 3 \text{ pF}$

FIGURE 1. AC Test Circuit

Switching Waveforms






FIGURE 2. Propagation Delay and Transition Times



Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Package Number V28A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com