阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

INTEGRATED CIRCUITS

DATA SHEET

74F193

Up/down binary counter with separate up/down clocks

Product specification

1995 Jul 17

IC15 Data Handbook





Up/down binary counter with separate up/down clocks

74F193

FEATURES

- Synchronous reversible 4-bit counting
- Asynchronous parallel load capability
- Asynchronous reset (clear)
- Cascadable without external logic

DESCRIPTION

The 74F193 is a 4-bit synchronous up/down counter in the binary mode. Separate up/down clocks, CP_{U} and CP_{D} respectively, simplify operation. The outputs change state synchronously with the Low-to-High transition of either clock input. If the CP_{U} clock is pulsed while CP_{D} is held High, the device will count up. If CP_{D} clock is pulsed while CP_{U} is held High, the device will count down. The device can be cleared at any time by the asynchronous reset pin. It may also be loaded in parallel by activating the asynchronous parallel load pin.

Inside the device are four master-slave JK flip-flops with the necessary steering logic to provide the asynchronous reset, asynchronous preset, load, and synchronous count up and count down functions.

Each flip-flop contains JK feedback from slave to master, such that a Low-to-High transition on the $\mbox{CP}_{\mbox{D}}$ input will decrease the count by one, while a similar transition on the $\mbox{CP}_{\mbox{U}}$ input will advance the count by one.

One clock should be held High while counting with the other, because the circuit will either count by twos or not at all, depending on the state of the first JK flip-flop, which cannot toggle as long as either clock input is Low. Applications requiring reversible operation must make the reversing decision while the activating clock is High to avoid erroneous counts.

The Terminal Count Up (TC_U) and Terminal Count Down (TC_D) outputs are normally High. When the circuit has reached the maximum count state of 15, the next High-to-Low transition of CP_U will cause \overline{TC}_U to go Low. \overline{TC}_U will stay Low until CP_U goes High again, duplicating the count up clock, although delayed by two gate delays. Likewise, the \overline{TC}_D output will go Low when the circuit is in the zero state and the CP_D goes Low. The \overline{TC} outputs can be used as the clock input signals to the next higher order circuit in a multistage counter, since they duplicate the clock waveforms.

Multistage counters will not be fully synchronous since there is a two-gate delay time difference added for each stage that is added.


The counter may be preset by the asynchronous parallel load capability of the circuit. Information present on the parallel Data inputs (D0 - D3) is loaded into the counter and appears on the outputs regardless of the conditions of the clock inputs when the Parallel Load (\overline{PL}) input is Low. A High level on the Master Reset (MR) input will disable the parallel load gates, override both clock inputs, and set all Q outputs Low. If one of the clock inputs is Low during and after a reset or load operation, the next Low-to-High transition of the clock will be interpreted as a legitimate signal and will be counted.

TYPE	TYPICAL f _{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74F193	125MHz	32mA

ORDERING INFORMATION

DESCRIPTION	COMMERCIAL RANGE V_{CC} = 5V $\pm 10\%$, T_{amb} = 0°C to +70°C	PKG DWG #
16-pin plastic DIP	N74F193N	SOT38-4
16-pin plastic SO	N74F193D	SOT109-1

PIN CONFIGURATION



INPUT AND OUTPUT LOADING AND FAN-OUT TABLE


PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D0 - D3	Data inputs	1.0/1.0	20μA/0.6mA
CPU	Count up clock input (active rising edge)	1.0/3.0	20μA/1.8mA
CPD	Count down clock input (active rising edge)	1.0/3.0	20μA/1.8mA
PL	Asynchronous parallel load control input (active Low)	1.0/1.0	20μA/0.6mA
MR	Asynchronous master reset input	1.0/1.0	20μA/0.6mA
Q0 - Q3	Flip-flop outputs	50/33	1.0mA/20mA
TC _U	Terminal count up (carry) output (active Low)	50/33	1.0mA/20mA
TCD	Terminal count down (borrow) output (active Low)	50/33	1.0mA/20mA

NOTE: One (1.0) FAST Unit Load (U.L.) is defined as: 20μA in the High state and 0.6mA in the Low state.


Up/down binary counter with separate up/down clocks

74F193


LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



STATE DIAGRAM




Product specification Philips Semiconductors

Up/down binary counter with separate up/down clocks

74F193

LOGIC DIAGRAM



FUNCTION TABLE

			INP	JTS						OUTI		OPERATING		
MR	PL	CPU	CPD	D0	D1	D2	D3	Q0	Q1	Q2	Q3	TCU	TCD	MODE
Н	Х	Х	L	Х	Х	Х	Х	L	L	L	L	Н	L	Reset (clear)
Н	Х	Х	Н	Х	Х	Х	Х			Н	Н			
L	L	Х	L	L	L	L	L	L	L	L	L	Н	L	
L	L	Х	Н	L	L	L	L			Н	Н	Parallel load		
L	L	L	Х	Н	Н	Н	Н	н н н н		L	Н			
L	L	Н	Х	Н	Н	Н	Н	Н	Н	Н	Н	Н	Н	
L	Н	↑	Н	Х	Х	Х	Х	Count up			H ¹	Н	Count up	
L	Н	Н	1	Х	Х	Х	Х	Count down			Н	H ²	Count down	

H = High voltage level
L = Low voltage level

= Don't care

= Low-to-High clock transition

 $\overline{TC}_U = \overline{CP}_U$ at terminal count up (HHHH) $\overline{TC}_D = \overline{CP}_D$ at terminal count down (LLLL)

Up/down binary counter with separate up/down clocks

74F193

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	-0.5 to +7.0	V
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	−30 to +5.0	mA
V _{OUT}	Voltage applied to output in High output state	−0.5 to +V _{CC}	V
I _{OUT}	Current applied to output in Low output state	40	mA
T _{amb}	Operating free-air temperature range	0 to +70	°C
T _{stg}	Storage temperature	-65 to +150	°C

RECOMMENDED OPERATING CONDITIONS

CVMDOL	DADAMETED		LIMITS		UNIT	
SYMBOL	PARAMETER	MIN	NOM	MAX	ONII	
V _{CC}	Supply voltage	4.5	5.0	5.5	V	
V _{IH}	High-level input voltage	2.0			V	
V _{IL}	Low-level input voltage			0.8	V	
I _{IK}	Input clamp current			-18	mA	
I _{OH}	High-level output current			-1	mA	
I _{OL}	Low-level output current			20	mA	
T _{amb}	Operating free-air temperature range	0		+70	°C	

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

						LIMITS		
SYMBOL	PARAMETE	R	TEST CONDITIONS [®]	IO TAG	MIN	TYP NO TAG	MAX	UNIT
V	High lovel output voltage		V _{CC} = MIN, V _{IL} = MAX, I _{OH} = MAX, V _{IH} = MIN	±10%V _{CC}	2.5			V
V _{OH}	High-level output voltage		$I_{OH} = MAX, V_{IH} = MIN$	±5%V _{CC}	2.7	3.4		V
V	Low lovel output voltage		V _{CC} = MIN, V _{IL} = MAX,	±10%V _{CC}		0.35	0.50	V
V _{OL}	Low-level output voltage		I _{OL} = MAX, V _{IH} = MIN	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp voltage		$V_{CC} = MIN, I_I = I_{IK}$			-0.73	-1.2	V
I _I	Input current at maximun input voltage	า	$V_{CC} = MAX, V_I = 7.0V$			100	μА	
I _{IH}	High-level input current		$V_{CC} = MAX, V_I = 2.7V$				20	μА
I _{IL}	Low-level input	CP _U , CP _D	V MAY V 0.5V				-1.8	mA
1.	current	Others	$V_{CC} = MAX, V_I = 0.5V$				-0.6	mA
los	Short-circuit output current ^{NO TAG}		V _{CC} = MAX	-60		-150	mA	
Icc	Supply current (total) ⁴		V _{CC} = MAX		32	50	mA	

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at $V_{CC} = 5V$, $T_{amb} = 25^{\circ}C$.

Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

4. Measure I_{CC} with parallel load and Master reset inputs grounded, all other inputs at 4.5V and all outputs open.

Up/down binary counter with separate up/down clocks

74F193

AC ELECTRICAL CHARACTERISTICS

					LIMIT	s		
SYMBOL	PARAMETER	TEST CONDITIONS	V	_{amb} = +25° _{CC} = +5.0 50pF, R _L =	V	T _{amb} = 0°(V _{CC} = +5. C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	Waveform 1	100	125		90		MHz
t _{PLH} t _{PHL}	Propagation delay CP _U or CP _D to TC _U or TC _D	Waveform 2	2.5 3.0	5.5 5.0	8.5 8.0	2.5 3.0	9.0 9.0	ns ns
t _{PLH} t _{PHL}	Propagation delay CP _U or CP _D to Qn	Waveform 1	2.5 5.0	5.5 8.5	8.5 12.0	2.5 5.0	9.0 13.0	ns ns
t _{PLH} t _{PHL}	Propagation delay D _n to Qn	Waveform 4	2.0 6.0	4.0 9.5	7.0 13.5	1.5 6.0	8.0 15.0	ns ns
t _{PLH} t _{PHL}	Propagation delay PL to Qn	Waveform 3	4.5 5.5	6.5 8.5	10.0 12.0	4.0 5.0	11.0 13.0	ns ns
t _{PHL}	Propagation delay MR to Qn	Waveform 5	5.0	7.5	11.0	5.0	12.0	ns
t _{PLH}	Propagation delay MR to TC _U	Waveform 5	6.0	8.5	12.0	5.5	13.0	ns
t _{PHL}	Propagation delay MR to TC _D	Waveform 5	5.0	7.5	11.0	5.0	12.0	ns
t _{PLH} t _{PHL}	Propagation delay PL to TC _U or TC _D	Waveform 3	6.0 6.0	9.5 9.0	13.5 12.0	6.0 6.0	15.0 13.0	ns ns
t _{PLH} t _{PHL}	Propagation delay Dn to TC _U or TC _D	Waveform 4	5.5 4.5	9.0 8.5	13.0 12.5	5.0 4.5	14.0 13.5	ns ns

AC SETUP REQUIREMENTS


					LIMIT	s		
SYMBOL	PARAMETER	TEST CONDITIONS	V	_{mb} = +25° _{CC} = +5.0° opF, R _L =	V	T _{amb} = 0°C V _{CC} = +5. C _L = 50pF,	UNIT	
			MIN	TYP	MAX	MIN	MAX	
t _s (H) t _s (L)	Setup time, High or Low Dn to PL	Waveform 6	4.5 4.5			5.0 5.0		ns ns
t _h (H) t _h (L)	Hold time, High or Low Dn to PL	Waveform 6	2.0 2.0			2.0 2.0		ns ns
t _w (L)	PL Pulse width Low	Waveform 3	6.0			6.0		ns
t _w (H) t _w (L)	CP _U or CP _D Pulse width High or Low	Waveform 1	3.5 5.0			3.5 5.0		ns ns
t _w (L)	CP _U or CP _D Pulse width Low (Change of direction)	Waveform 1	10.0			10.0		ns
t _w (H)	MR Pulse width High	Waveform 5	6.0			6.0		ns
t _{rec}	Recovery time, PL to CP _U or CP _D	Waveform 3	6.0			6.0		ns
t _{rec}	Recovery time MR to CP _U or CP _D	Waveform 5	4.0			4.0		ns

Up/down binary counter with separate up/down clocks


74F193

AC WAVEFORMS


For all waveforms Vm = 1.5V




Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width and Maximum Clock Frequency




Waveform 3. Parallel Pulse Width, Parallel Load to Output Delays, and Parallel Load to Clock Recovery Time




Waveform 5. Master Reset Pulse Width, Master Reset to Output Delay and Master Reset to Clock Recovery Time



Waveform 2. Propagation Delay, Clock to Terminal Count



Waveform 4. Propagation Delay, Data to Flip-Flop Outputs, Terminal Count Up and Down Outputs




Waveform 6. Data Setup and Hold Times

1995 Jul 17 7

Up/down binary counter with separate up/down clocks


74F193

Timing Diagram (Typical clear, load, and count sequence)



Binary Counter

TEST CIRCUIT AND WAVEFORMS




Up/down binary counter with separate up/down clocks

74F193

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	ME	M _H	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.020	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.10	0.30	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.030

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE	
SOT38-4				□ •	92-11-17 95-01-14	


1995 Juk 17

Up/down binary counter with separate up/down clocks

74F193

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A ₁	A ₂	A ₃	bp	c	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.050	0.244 0.228	0.041	0.039 0.016		0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ	PROJECTION	
SOT109-1	076E07S	MS-012AC			95-01-23 97-05-22

1995 Juk 17 10

Up/down binary counter with separate up/down clocks

74F193

NOTES

1995 Juk 17

Up/down binary counter with separate up/down clocks

74F193

Data sheet status

Data sheet status	Product status	Definition [1]	
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.	
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later data. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.	
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible process.	

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 10-98

Document order number: 9397-750-05094

Let's make things better.

Philips Semiconductors



