阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

INTEGRATED CIRCUITS

DATA SHEET

74F175AQuad D flip-flop

Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook





Quad D flip-flop

74F175A

FEATURES

- Four edge-triggered D-type flip-flops
- Buffered common clock
- Buffered asynchronous Master Reset
- True and complementary outputs
- Industrial temperature range available (-40°C to +85°C)
- PNP light loading inputs


DESCRIPTION

The 74F175A is a quad, edge-triggered D-type flip-flop with individual D inputs and both Q and \overline{Q} outputs. The common buffered Clock (CP) and Master Reset (\overline{MR}) inputs load and reset (clear) all flip-flops simultaneously.

The register is fully edge-triggered. The state of each D input, one setup time before the Low-to-High clock transition is transferred to the corresponding flip-flop's Q output.

All Q outputs will be forced Low independently of clock or data inputs by a Low voltage level on the $\overline{\text{MR}}$ input. The device is useful for applications where both true and complementary outputs are required, and the CP and $\overline{\text{MR}}$ are common to all storage elements.

PIN CONFIGURATION



| TYPE | TYPICAL f _{max} | TYPICAL SUPPLY CURRENT (TOTAL) |
|---------|--------------------------|-----------------------------------|
| 74F175A | 160MHz | 22mA |

ORDERING INFORMATION

| | ORDER CODE | ORDER CODE | | | | | | |
|--------------------|--|---|-------------|--|--|--|--|--|
| DESCRIPTION | COMMERCIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = 0^{\circ}C$ to $+70^{\circ}C$ | INDUSTRIAL RANGE $V_{CC} = 5V \pm 10\%$, $T_{amb} = -40^{\circ}C$ to +85°C | PKG. DWG. # | | | | | |
| 16-pin plastic DIP | N74F175AN | I74F175AN | SOT38-4 | | | | | |
| 16-pin plastic SO | N74F175AD | 174F175AD | SOT109-1 | | | | | |

INPUT AND OUTPUT LOADING AND FAN OUT TABLE

| PINS | DESCRIPTION | 74F (U.L.) HIGH/LOW | LOAD VALUE HIGH/LOW | |
|------------------------|----------------------------------|------------------------|------------------------|------------|
| D0 – D3 | Data inputs | 74F175A | 1.0/0.033 | 20μΑ/20μΑ |
| MR | Master reset input (active–Low) | 74F175A | 1.0/0.033 | 20μΑ/20μΑ |
| CP | Clock input (active rising edge) | 74F175A | 1.0/0.033 | 20μΑ/20μΑ |
| Q0-Q3 | True outputs | | 50/33 | 1.0mA/20mA |
| <u>Q</u> 0− <u>Q</u> 3 | Complementary outputs | | 50/33 | 1.0mA/20mA |


NOTE:

One (1.0) FAST unit load is defined as: 20µA in the High state and 0.6mA in the Low state.


Quad D flip-flop

74F175A


LOGIC SYMBOL



IEC/IEEE SYMBOL



LOGIC DIAGRAM



FUNCTION TABLE

| | INPUTS | | OUTF | PUTS | OPERATING |
|----|------------|----|----------------|----------------|---------------|
| MR | СР | Dn | Q _n | Q _n | MODE |
| L | Х | Х | L | Н | Reset (clear) |
| Н | \uparrow | h | Н | L | Load "1" |
| Н | 1 | I | L | Н | Load "0" |

H = High voltage level h = High state must be present one setup time before the

Low-to-High clock transition

Low voltage level

Low state must be present one setup time before the

Low-to-High clock transition

Don't care

Low-to-High clock transition

ABSOLUTE MAXIMUM RATINGS

(Operation beyond the limit set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free air temperature range.)

| SYMBOL | PARAMETER | | RATING | UNIT |
|------------------|--|-------------------------|--------------|------|
| V _{CC} | Supply voltage | | -0.5 to +7.0 | V |
| V _{IN} | Input voltage | | -0.5 to +7.0 | V |
| I _{IN} | Input current | | -30 to +5 | mA |
| V _{OUT} | Voltage applied to output in High output state | –0.5 to V _{CC} | V | |
| I _{OUT} | Current applied to output in Low output state | | 40 | mA |
| _ | Operating free six temperature range | Commercial range | 0 to +70 | °C |
| T _{amb} | Operating free air temperature range | Industrial range | -40 to +85 | °C |
| T _{stg} | Storage temperature range | -65 to +150 | °C | |

Quad D flip-flop

74F175A

RECOMMENDED OPERATING CONDITIONS

| SYMBOL | PARAMETER | | | | UNIT | |
|------------------|--------------------------------------|------------------|-----|-----|------|----|
| | | | MIN | NOM | MAX | |
| V _{CC} | Supply voltage | | 4.5 | 5.0 | 5.5 | V |
| V _{IH} | High-level input voltage | 2.0 | | | V | |
| V _{IL} | Low-level input voltage | | | 0.8 | V | |
| I _{IK} | Input clamp current | | | | -18 | mA |
| I _{OH} | High-level output current | | | | -1 | mA |
| I _{OL} | Low-level output current | | | | 20 | mA |
| т. | | Commercial range | 0 | | +70 | °C |
| T _{amb} | Operating free air temperature range | Industrial range | -40 | | +85 | °C |

DC ELECTRICAL CHARACTERISTICS

(Over recommended operating free-air temperature range unless otherwise noted.)

| SYMBOL | PARAMETER | TEST | | | LIMITS | | UNIT |
|-----------------|---|---|---------------------|----------|------------------|------|------|
| | | CONDITION | IS ¹ | MIN | TYP ² | MAX | 1 |
| V _{OH} | High-level output voltage | V _{CC} = MIN, V _{IL} = MAX, V _{IH} = MIN, I _{OH} = MAX | ±10%V _{CC} | 2.5 | | | V |
| VOH | I lightever output voltage | $V_{IH} = MIN, I_{OH} = MAX$ | ±5%V _{CC} | 2.7 | 3.4 | | ľ |
| V _{OL} | Low-level output voltage | $V_{CC} = MIN, V_{IL} = MAX,$ $V_{IH} = MIN, I_{OL} = MAX$ | ±10%V _{CC} | | 0.30 | 0.5 | V |
| | | $V_{IH} = MIN, I_{OL} = MAX$ | ±5%V _{CC} | 0.30 0.5 | | ľ | |
| V_{IK} | Input clamp voltage | $V_{CC} = MIN, I_I = I_{IK}$ | _ | | -0.73 | -1.2 | V |
| I _I | Input current at maximum input voltage | $V_{CC} = 0.0V, V_I = 7.0V$ | | | | 100 | μΑ |
| I _{IH} | High-level input current | $V_{CC} = MAX, V_I = 2.7V$ | | | | 20 | μΑ |
| I _{IL} | Low-level input current | $V_{CC} = MAX, V_I = 0.5V$ | | | -20 | μΑ | |
| I _{OS} | Short-circuit output current ³ | V _{CC} = MAX | -60 | | -150 | mA | |
| I _{CC} | Supply current (total) | V _{CC} = MAX | | | 22 | 31 | mA |

Notes to DC electrical characteristics

- 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.
- All typical values are at V_{CC} = 5V, T_{amb} = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.

AC ELECTRICAL CHARACTERISTICS

| | | | | LIMITS | | | | | | | | |
|--------------------------------------|-------------------------------------|-------------------|---|---------------------------|------------|---|------------|---|-------------|-----|--|--|
| 0)(450) | DADAMETED | | | $_{\rm imb} = 25^{\circ}$ | | | C to +70°C | | °C to +85°C | l l | | |
| SYMBOL | PARAMETER | TEST CONDITION | V_{CC} = +5V C_L = 50pF, R_L = 500 Ω | | | V_{CC} = +5.0V \pm 10% C_L = 50pF, R_L = 500 Ω | | V _{CC} = +5. C _L = 5 R _L = | UNIT | | | |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | | | |
| f _{max} | Maximum clock frequency | Waveform 1 | 140 | 160 | | 125 | | 110 | | MHz | | |
| t _{PLH} t _{PHL} | Propagation delay CP to Qn or Qn | Waveform 1 | 3.0 4.5 | 4.0 6.0 | 6.5 8.5 | 2.5 4.0 | 7.5 9.0 | 2.5 4.0 | 8.0 10.0 | ns | | |
| t _{PLH} t _{PHL} | Propagation delay MR to Qn | Waveform 3 | 4.5 | 6.5 | 9.0 | 4.5 | 10.0 | 4.5 | 11.0 | ns | | |
| t _{PHL} t _{PHL} | Propagation delay Maveform 3 | | 4.5 | 6.0 | 8.0 | 4.0 | 9.0 | 4.0 | 10.0 | ns | | |

Quad D flip-flop


74F175A

AC SETUP REQUIREMENTS


| | | | | | | LIN | IITS | | | |
|--|-------------------------------------|------------|------------|---------------------------------|-----|--|------------|---|-----|------|
| | | | | _{imb} = 25° | | | C to +70°C | $T_{amb} = -40^{\circ}C \text{ to } +85^{\circ}C$ | | |
| SYMBOL | PARAMETER | TEST | | / _{CC} = +5\ | | | 0V ± 10% | V _{CC} = +5. | | UNIT |
| | | CONDITION | | $C_L = 50pF,$ $R_L = 500\Omega$ | | C _L = 5 R _L = | | $C_L = 50 pF,$ $R_L = 500 \Omega$ | | |
| | | | MIN | TYP | MAX | MIN | MAX | MIN | MAX | |
| $t_s(H)$ $t_s(L)$ | Setup time, High or Low Dn to CP | Waveform 2 | 3.0 3.0 | | | 3.5 3.5 | | 4.0 4.0 | | ns |
| t _h (H) t _h (L) | Hold time, High or Low Dn to CP | Waveform 2 | 0.0 0.0 | | | 0.0 0.0 | | 0.0 0.0 | | ns |
| t _w (H) t _w (L) | CP Pulse width High or Low | Waveform 1 | 3.0 4.0 | | | 3.5 5.0 | | 4.0 5.5 | | ns |
| t _w (L) | MR Pulse width Low | Waveform 3 | 3.5 | | | 3.5 | | 4.0 | | ns |
| t _{REC} | Recovery time MR to CP | Waveform 3 | 4.0 | | | 4.5 | | 5.0 | | ns |

AC WAVEFORMS


For all waveforms, $V_M = 1.3V$.



Waveform 1. Propagation delay for clock input to output, clock pulse width, and maximum clock frequency



Waveform 2. Data setup time and hold times




Waveform 3. Master Reset pulse width, Master Reset to output delay and Master Reset to Clock recovery time

Quad D flip-flop

74F175A

TEST CIRCUIT AND WAVEFORMS



DEFINITIONS:

R_L = Load resistor; see AC ELECTRICAL CHARACTERISTICS for value.

C_L = Load capacitance includes jig and probe capacitance; see AC ELECTRICAL CHARACTERISTICS for value.

R_T = Termination resistance should be equal to Z_{OUT} of

pulse generators.

| Input | Pulse | Defin | ition |
|-------|-------|-------|-------|
|-------|-------|-------|-------|

| family | INP | INPUT PULSE REQUIREMENTS | | | | | | | | | | | |
|--------|-----------|--------------------------|--------------------------|-------|------------------|------------------|--|--|--|--|--|--|--|
| | amplitude | V_{M} | V _M rep. rate | | t _{TLH} | t _{THL} | | | | | | | |
| 74F | 3.0V | 1.5V | 1MHz | 500ns | 2.5ns | 2.5ns | | | | | | | |


SF00006

Quad D flip-flop

74F175A

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ min. | A ₂ max. | b | b ₁ | b ₂ | С | D ⁽¹⁾ | E (1) | е | e ₁ | L | ME | M _H | w | Z ⁽¹⁾ max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|------------------|--------------|------|----------------|--------------|--------------|----------------|-------|--------------------------|
| mm | 4.2 | 0.51 | 3.2 | 1.73 1.30 | 0.53 0.38 | 1.25 0.85 | 0.36 0.23 | 19.50 18.55 | 6.48 6.20 | 2.54 | 7.62 | 3.60 3.05 | 8.25 7.80 | 10.0 8.3 | 0.254 | 0.76 |
| inches | 0.17 | 0.020 | 0.13 | 0.068 0.051 | 0.021 0.015 | 0.049 0.033 | 0.014 0.009 | 0.77 0.73 | 0.26 0.24 | 0.10 | 0.30 | 0.14 0.12 | 0.32 0.31 | 0.39 0.33 | 0.01 | 0.030 |

scale

10 mm

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | |
|---------|-----|-------|----------|------------|------------|---------------------------------|
| VERSION | IEC | JEDEC | EIAJ | | PROJECTION | ISSUE DATE |
| SOT38-4 | | | | | | 92-11-17 95-01-14 |

Quad D flip-flop

74F175A

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



DIMENSIONS (inch dimensions are derived from the original mm dimensions)

| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|--------|-----------|----------------|----------------|----------------|--------------|------------------|------------------|------------------|-------|----------------|-------|----------------|------------|------|------|-------|------------------|----|
| mm | 1.75 | 0.25 0.10 | 1.45 1.25 | 0.25 | 0.49 0.36 | 0.25 0.19 | 10.0 9.8 | 4.0 3.8 | 1.27 | 6.2 5.8 | 1.05 | 1.0 0.4 | 0.7 0.6 | 0.25 | 0.25 | 0.1 | 0.7 0.3 | 8° |
| inches | 0.069 | 0.010 0.004 | 0.057 0.049 | 0.01 | | 0.0100 0.0075 | 0.39 0.38 | 0.16 0.15 | 0.050 | 0.244 0.228 | 0.041 | 0.039 0.016 | | 0.01 | 0.01 | 0.004 | 0.028 0.012 | 0° |

Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE | | REFER | RENCES | EUROPEAN | ISSUE DATE |
|----------|---------|----------|--------|------------|---------------------------------|
| VERSION | IEC | JEDEC | EIAJ | PROJECTION | 1330E DATE |
| SOT109-1 | 076E07S | MS-012AC | | | 95-01-23 97-05-22 |

Quad D flip-flop 74F175A

NOTES

Quad D flip-flop

74F175A

Data sheet status

| Data sheet status | Product status | Definition [1] |
|---------------------------|----------------|--|
| Objective specification | Development | This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice. |
| Preliminary specification | Qualification | This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| Product specification | Production | This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

^[1] Please consult the most recently issued datasheet before initiating or completing a design.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 2000 All rights reserved. Printed in U.S.A.

Date of release: 06-00

Document order number: 9397-750 07531

Let's make things better.

Philips Semiconductors



