阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74VHC373F,TC74VHC373FW,TC74VHC373FT

Octal D-Type Latch with 3-State Output

The TC74VHC373 is an advanced high speed CMOS OCTAL LATCH with 3-STATE OUTPUT fabricated with silicon gate C2MOS technology.

It achieves the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

This 8-bit D-type latch is controlled by a latch enable input (LE) and a output enable input ($\overline{\rm OE}$).


When the \overline{OE} input is high, the eight outputs are in a high impedance state.

An input protection circuit ensures that 0 to 5.5~V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5~V to 3~V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages.

Features

- High speed: $t_{pd} = 5.0 \text{ ns (typ.)}$ at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A \text{ (max)}$ at $T_{a} = 25 \text{°C}$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Power down protection is provided on all inputs.
- Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$
- Wide operating voltage range: VCC (opr) = 2 to 5.5 V
- Low noise: VOLP = 0.9 V (max)
- Pin and function compatible with 74ALS373

Note: xxxFW (JEDEC SOP) is not available in Japan.



Weight


 SOP20-P-300-1.27A
 : 0.22 g (typ.)

 SOP20-P-300-1.27
 : 0.22 g (typ.)


 SOL20-P-300-1.27
 : 0.46 g (typ.)

 TSSOP20-P-0044-0.65A
 : 0.08 g (typ.)

Pin Assignment



IEC Logic Symbol



Truth Table


	Inputs	Output		
ŌĒ	LE	D	Output	
Н	Х	Х	Z	
L	L	Х	Qn	
L	Н	L	L	
L	Н	Н	Н	

X: Don't care

Z: High impedance

 $\mathsf{Q}_{\mathsf{n}} . \, \mathsf{Q}$ outputs are latched at the time when the LE input is taken to a low logic level.

System Diagram





Absolute Maximum Ratings (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to 7.0	V
DC output voltage	V _{OUT}	-0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	-20	mA
Output diode current	lok	±20	mA
DC output current	lout	±25	mA
DC V _{CC} /ground current	Icc	±75	mA
Power dissipation	P_{D}	180	mW
Storage temperature	T _{stg}	−65 to 150	°C

Note: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Recommended Operating Conditions (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2.0 to 5.5	V
Input voltage	V _{IN}	0 to 5.5	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	-40 to 85	°C
Input rise and fall time	dt/dv	0 to 100 (V _{CC} = 3.3 ± 0.3 V)	ns/V
Input rise and fall time	ui/uv	0 to 20 (V _{CC} = 5 ± 0.5 V)	115/V

Note: The recommended operating conditions are required to ensure the normal operation of the device.

Unused inputs must be tied to either VCC or GND.

3



Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition			Ta = 25°C		Ta = -40 to 85°C		Unit	
, , , ,		V		V _{CC} (V)	Min	Тур.	Max	Min	Max	
High lovel input				2.0	1.50	_	_	1.50	_	
High-level input voltage	V _{IH}		_	3.0 to 5.5	V _{CC} × 0.7	_	_	V _{CC} × 0.7	_	V
Low-level input				2.0	_	_	0.50	_	0.50	
voltage	V _{IL}		_	3.0 to 0.5	_	_	V _{CC} × 0.3	_	V _{CC} × 0.3	V
				2.0	1.9	2.0	_	1.9	_	
			I _{OH} = -50 μA	3.0	2.9	3.0	_	2.9	_	V
High-level output voltage	V _{OH}	VIN = V _{IH} or V _{IL}		4.5	4.4	4.5	_	4.4	_	
ŭ			I _{OH} = -4 mA	3.0	2.58	_	_	2.48	_	
			I _{OH} = -8 mA	4.5	3.94	1	_	3.80	_	
	V _{OL}	V _{IN} = V _{IH} or V _{IL}		2.0	_	0.0	0.1	_	0.1	
			I _{OL} = 50 μA	3.0	_	0.0	0.1	_	0.1	
Low-level output voltage				4.5	_	0.0	0.1	_	0.1	V
			I _{OL} = 4 mA	3.0	_	_	0.36	_	0.44	
			I _{OL} = 8 mA	4.5	_	_	0.36	_	0.44	
3-state output off-state current	I _{OZ}	V _{IN} = V _{IH} or V _{IL} V _{OUT} = V _{CC} or GND		5.5	_	_	±0.25	_	±2.50	μΑ
Input leakage current	I _{IN}	V _{IN} = 5.5 V or GND		0 to 5.5	_	1	±0.1	I	±1.0	μΑ
Quiescent supply current	Icc	V _{IN} = V _{CC} or	r GND	5.5			4.0		40.0	μΑ

Timing Requirements (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = -40 to 85°C	Unit	
			V _{CC} (V)	Тур.	Limit	Limit	
Minimum pulse width	t _{w (H)}	_	3.3 ± 0.3	_	5.0	5.0	ns
(LE)			5.0 ± 0.5		5.0	5.0	
Minimum set-up time	+	_	3.3 ± 0.3	_	4.0	4.0	ns
Willimani set-up time	t _S		5.0 ± 0.5		4.0	4.0	
Minimum hold time	t _h	_	3.3 ± 0.3	_	1.0	1.0	ns
			5.0 ± 0.5	_	1.0	1.0	115

4



AC Electrical Characteristics (input: $t_r = t_f = 3 \text{ ns}$)

Characteristics	Symbol	Test Condition		Ta = 25°C			Ta = −40 to 85°C		Unit	
			V _{CC} (V)	C _L (pF)	Min	Тур.	Max	Min	Max	
			3.3 ± 0.3	15	_	7.0	11.0	1.0	13.0	- ns
Propagation delay time	t_{pLH}		3.3 1 0.3	50	_	9.5	14.5	1.0	16.5	
(LE-Q)	t_{pHL}		5.0 ± 0.5	15	1	4.9	7.2	1.0	8.5	113
			3.0 1 0.5	50	1	6.4	9.2	1.0	10.5	
			3.3 ± 0.3	15	1	7.3	11.4	1.0	13.5	
Propagation delay time	t_{pLH}		3.5 ± 0.5	50	1	9.8	14.9	1.0	17.0	ns
(D-Q)	t_{pHL}		5.0 ± 0.5	15	1	5.0	7.2	1.0	8.5	- 115
				50	1	6.5	9.2	1.0	10.5	
	^t pZL t _{pZH}	R _L = 1 kΩ	3.3 ± 0.3	15	1	7.3	11.4	1.0	13.5	- ns
3-state output enable				50		9.8	14.9	1.0	17.0	
time			5.0 ± 0.5	15	_	5.5	8.1	1.0	9.5	
				50	_	7.0	10.1	1.0	11.5	
3-state output disable	t _{pLZ}	R _L = 1 kΩ	3.3 ± 0.3	50	_	9.5	13.2	1.0	15.0	
time	t_{pHZ}	K[- 1 K22	5.0 ± 0.5	50	_	6.5	9.2	1.0	10.5	ns
Output to output alcour	t _{osLH}	(Note 1)	3.3 ± 0.3	50	_	_	1.5	_	1.5	
Output to output skew	t _{osHL}	(Note 1)	5.0 ± 0.5	50	_	_	1.0	_	1.0	ns
Input capacitance	C _{IN}		_		_	4	10	_	10	pF
Output capacitance	C _{OUT}		_		_	6	_	_	_	pF
Power dissipation capacitance	C _{PD}			(Note 2)	_	27	_	_	_	pF

Note 1: Parameter guaranteed by design.

 $t_{\mathsf{OSLH}} = |t_{\mathsf{PLHm}} - t_{\mathsf{PLHn}}|, \, t_{\mathsf{OSHL}} = |t_{\mathsf{PHLm}} - t_{\mathsf{PHLn}}|$

Note 2: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

5

Average operating current can be obtained by the equation:

$$I_{CC (opr)} = C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}/8 (per latch)$$

And the total C_{PD} when n pcs. of Latch operate can be gained by the following equation:

 C_{PD} (total) = 14 + 13·n




Noise Characteristics (input: $t_r = t_f = 3$ ns) (Note)

Characteristics	Symbol	Test Condition		Ta = 25°C		Unit
Characteristics	Symbol		V _{CC} (V)	Тур.	Max	Offic
Quiet output maximum dynamic V _{OI}	Va	0 50 75	5.0	0.5	0.8	V
Quiet output maximum dynamic VOL	V _{OLP}	C _L = 50 pF		(0.6)	(0.9)	
Quiet output minimum dynamic V _{OI}	V _{OLV}	C _L = 50 pF	5.0	-0.5	-0.8	V
Quiet output minimum dynamic VOL				(-0.6)	(-0.9)	
Minimum high level dynamic input voltage	V _{IHD}	C _L = 50 pF	5.0	_	3.5	٧
Maximum low level dynamic input voltage	V _{ILD}	C _L = 50 pF	5.0	_	1.5	٧


Note: The value in () only applies to JEDEC SOP (FW) devices.

Input Equivalent Circuit



Package Dimensions

SOP20-P-300-1.27A Unit: mm




7

Weight: 0.22 g (typ.)




Package Dimensions



Weight: 0.22 g (typ.)

Package Dimensions (Note)

TOSHIBA




9

Note: This package is not available in Japan.

Weight: 0.46 g (typ.)

Package Dimensions

TSSOP20-P-0044-0.65A Unit: mm



Weight: 0.08 g (typ.)

Note: Lead (Pb)-Free Packages

SOP20-P-300-1.27A TSSOP20-P-0044-0.65A

RESTRICTIONS ON PRODUCT USE

060116EBA

- The information contained herein is subject to change without notice. 021023_D
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
 In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc. 021023 A
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk. 021023 B
- The products described in this document shall not be used or embedded to any downstream products of which manufacture, use and/or sale are prohibited under any applicable laws and regulations. 060106_Q
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. 021023_c
- The products described in this document are subject to the foreign exchange and foreign trade laws. 021023_E