阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

32-Channel Serial To Parallel Converter With High Voltage Push-Pull Outputs

Ordering Information

		Package Options			
Device	Recommended Operating V _{PP} max	44 J-Lead Quad Plastic Chip Carrier	Dice in Waffle Pack Chip Carrier		
HV9308	80V	HV9308PJ	HV9308X		
HV9408	80V	HV9408PJ	HV9408X		

Features

- □ Processed with HVCMOS[®] technology
- Low power level shifting
- Shift register speed 8MHz
- Latched data outputs
- 5V CMOS compatible inputs
- Forward and reverse shifting options
- □ Diode to V_{PP} allows efficient power recovery
- 44-lead ceramic surface mount package
- Hi-Rel processing available

Absolute Maximum Ratings¹

Supply voltage, V _{DD} ²	-0.5V to +7V
Supply voltage, V _{PP} ²	-0.5V to +90V
Logic input levels ²	-0.5 to V _{DD} + 0.5V
Ground current ³	1.5A
Continuous total power dissipation ⁴	1200mW
Operating temperature range	-40°C to 85°C
Storage temperature range	-65°C to +150°C
Lead temperature 1.6mm (1/16 inch) from case for 10 seconds	260°C

Notes:

- Device will survive (but operation may not be specified or guaranteed) at these extremes.
- 2. All voltages are referenced to GND₁.
- 3. Duty cycle is limited by the total power dissipated in the package.
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

General Description

The HV93 and HV94 are low voltage serial to high voltage parallel converters with push-pull outputs. These devices have been designed for use as drivers for AC-electroluminescent displays. They can also be used in any application requiring multiple output high voltage current sourcing and sinking capabilities such as driving plasma panels, vacuum fluorescent, or large matrix LCD displays.

These devices consist of a 32-bit shift register, 32 latches, and control logic to enable outputs. $HV_{OUT}1$ is connected to the first stage of the shift register through the Output Enable logic. Data is shifted through the shift register on the low to high transition of the clock. The HV94 shifts in the counterclockwise direction when viewed from the top of the package and the HV93 shifts in the clockwise direction. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register (32). Operation of the shift register is not affected by the LE (latch enable) or the OE (output enable) inputs. Transfer of data from the shift register to the latch occurs when the LE input is high. The data in the latch is retained when LE is low.

02/96/022

Electrical Characteristics ($V_{PP} = 60V$, $V_{DD} = 5V$, $T_A = 25$ °C)

DC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
I _{PP}	V _{PP} Supply Current		100	μΑ	HV _{OUT} outputs HIGH to LOW
I _{DDQ}	I _{DD} Supply Current (Quiescent)		100	μΑ	All inputs = V _{DD} or GND
I _{DD}	I _{DD} Supply Current (Operating)		15	mA	$V_{DD} = V_{DD} \text{ max},$ $f_{CLK} = 8 \text{ MHz}$
V _{OH} (Data)	Shift Register Output Voltage	V _{DD} -0.5		V	I _O = -100μA
V _{OL} (Data)	Shift Register Output Voltage		0.5	V	I _O = 100μA
I _{IH}	Current Leakage, any input		1.0	μΑ	Input = V _{DD}
I _{IL}	Current Leakage, any input		-1.0	μΑ	Input = GND
V _{oc}	HV _{OUT} Output Clamp Diode Voltage		-1.5	V	I _{OC} = -5mA
V _{OH}	HV _{OUT} Output when Sourcing	52		V	I _{OH} = -20mA, 0 to 70°C
V_{OL}	HV _{OUT} Output when Sinking		4.0	V	I _{OL} = 5mA, 0 to 70°C

AC Characteristics

Symbol	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock Frequency		8.0	MHz	
t _{WL} or t _{WH}	Clock width, HIGH or LOW	62		ns	
t _{SU}	Setup time before CLK rises	25		ns	
t _H	Hold time after CLK rises	10		ns	
t _{DLH} (Data)	Data Output Delay after L to H CLK		110	ns	C _L = 15pF
t _{DHL} (Data)	Data Output Delay after H to L CLK		110	ns	C _L = 15pF
t _{DLE}	LE Delay after L to H CLK	50		ns	
t _{WLE}	Width of LE Pulse	50		ns	
t _{SLE}	LE Setup Time before L to H CLK	50		ns	
t _{ON}	Delay from LE to HV _{OUT} , L to H		500	ns	
t _{OFF}	Delay from LE to HV _{OUT} , H to L		500	ns	

Recommended Operating Conditions

Symbol	Parameter	Min	Max	Units	
V _{DD}	Logic Voltage Supply	4.5	5.5	V	
V _{PP}	High Voltage Supply	8.0	80	V	
V _{IH}	Input HIGH Voltage	V _{DD} -0.5	V_{DD}	V	
V _{IL}	Input LOW Voltage	0	0.5	V	
f _{CLK}	Clock Frequency	0	8.0	MHz	
T _A	Operating Free-Air Temperature	-40	+85	°C	
		Ceramic	-55	+125	°C


Power-up sequence should be the following:

- Connect ground.
- 2. Apply V_{DD} .
 3. Set all inputs (Data, CLK, Enable, etc.) to a known state.
- Apply V_{PP}.


Power-down sequence should be the reverse of the above.

The $V_{\mbox{\footnotesize{PP}}}$ should not drop below $V_{\mbox{\footnotesize{DD}}}$ during operations.


Input and Output Equivalent Circuits



Switching Waveforms



Functional Block Diagram



Function Tables

Data Input	CLK*	Data Output		
Н		Н		
L		L		
Х	No_	No Change		

^{*} __ = LOW-to-HIGH level transition

Data Input	LE	OE	HV _{оυт} Output
Х	X	L	All HV _{OUT} = LOW
Х	L	Н	Previous Latched Data
Н	Н	Н	Н
L	Н	Н	L

Pin Configuration


HV93 44 Pin J-Lead Package

Pin	Function	Pin	Function
1	HV _{OUT} 17	23	GND
2	HV _{OUT} 16	24	V_{PP}
3	HV _{OUT} 15	25	V_{DD}
4	HV _{OUT} 14	26	Latch Enable
5	HV _{OUT} 13	27	Data In
6	HV _{OUT} 12	28	Output Enable
7	HV _{OUT} 11	29	N/C
8	HV _{OUT} 10	30	HV _{OUT} 32
9	HV _{OUT} 9	31	HV _{OUT} 31
10	HV _{OUT} 8	32	HV _{OUT} 30
11	HV _{OUT} 7	33	HV _{OUT} 29
12	HV _{OUT} 6	34	HV _{OUT} 28
13	HV _{OUT} 5	35	HV _{OUT} 27
14	HV _{OUT} 4	36	HV _{OUT} 26
15	HV _{OUT} 3	37	HV _{OUT} 25
16	HV _{OUT} 2	38	HV _{OUT} 24
17	HV _{OUT} 1	39	HV _{OUT} 23
18	Data Out	40	HV _{OUT} 22
19	N/C	41	HV _{OUT} 21
20	N/C	42	HV _{OUT} 20
21	N/C	43	HV _{OUT} 19
22	Clock	44	HV _{OUT} 18

HV94 44 Pin J-Lead Package


Pin	Function	Pin	Function
1	HV _{OUT} 16	23	GND
2	HV _{OUT} 17	24	V_{PP}
3	HV _{OUT} 18	25	V_{DD}
4	HV _{OUT} 19	26	Latch Enable
5	HV _{OUT} 20	27	Data In
6	HV _{OUT} 21	28	Output Enable
7	HV _{OUT} 22	29	N/C
8	HV _{OUT} 23	30	HV _{OUT} 1
9	HV _{OUT} 24	31	HV _{OUT} 2
10	HV _{OUT} 25	32	HV _{OUT} 3
11	HV _{OUT} 26	33	HV _{OUT} 4
12	HV _{OUT} 27	34	HV _{OUT} 5
13	HV _{OUT} 28	35	HV _{OUT} 6
14	HV _{OUT} 29	36	HV _{OUT} 7
15	HV _{OUT} 30	37	HV _{OUT} 8
16	HV _{OUT} 31	38	HV _{OUT} 9
17	HV _{OUT} 32	39	HV _{OUT} 10
18	Data Out	40	HV _{OUT} 11
19	N/C	41	HV _{OUT} 12
20	N/C	42	HV _{OUT} 13
21	N/C	43	HV _{OUT} 14
22	Clock	44	HV _{OUT} 15

Package Outline



top view
44-pin J-Lead Package

44-Lead PLCC Package Outline (PJ)



Note:

1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier may be either a mold, or an embedded metal or marked feature.

2. Exact shape of this feature is optional.

Sym	bol	Α	A1	A2	b	D	D1	Е	E1	е
. .	MIN	.165	.090	.062	.013	.685	.650	.685	.650	0.50
Dimension (inches)	NOM	.172	.105	-	-	.690	.653	.690	.653	.050 BSC
(Inones)	MAX	.180	.120	.083	.021	.695	.656	.695	.656	ВОО

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993. **Drawings are not to scale.**

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell its products for use in such applications, unless it receives an adequate "product liability indemnification insurance agreement". **Supertex** does not assume responsibility for use of devices described and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions or inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications, refer to the **Supertex** website: http://www.supertex.com.

©2007 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

Supertex inc.

Doc. #: DSPD-44PLCCPJ