阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

32-Channel Serial to Parallel Converter With Open Drain Outputs

Features


- Processed with HVCMOS® technology
- Sink current minimum 100mA
- Shift register speed 8.0MHz
- Polarity and Blanking inputs
- CMOS compatible inputs
- Forward and reverse shifting options
- Diode to VPP allows efficient power recovery

General Description

The HV5522 is a low-voltage serial to high-voltage parallel converter with open drain outputs. This device has been designed for use as a driver for AC-electroluminescent displays. It can also be used in any application requiring multiple output high voltage current sinking capabilities such as driving inkjet and electrostatic print heads, plasma panels, vacuum fluorescent, or large matrix LCD displays.

This device consists of a 32-bit shift register, 32 latches, and control logic to perform the polarity select and blanking of the outputs. Data is shifted through the shift register on the high to low transition of the clock. The HV5522 shifts in the counter clockwise direction when viewed from the top of the package. A data output buffer is provided for cascading devices. This output reflects the current status of the last bit of the shift register. Operation of the shift register is not affected by the $\overline{\text{LE}}$ (latch enable), $\overline{\text{BL}}$ (blanking), or the $\overline{\text{POL}}$ (polarity) inputs. Transfer of data from the shift register to the latch occurs when the $\overline{\text{LE}}$ (latch enable) input is high. The data in the latch is stored when $\overline{\text{LE}}$ is low.

Functional Block Diagram



Ordering Information

	Package Options								
	44-Lead Quad	44-Lead Quad							
Device	Plastic Gullwing 10.00x10.00mm body 2.45mm height (max) 0.80mm pitch	Plastic Chip Carrier .653x.653in body .180in height (max) .050in pitch							
HV5522	HV5522PG-G	HV5522PJ-G							





-G indicates package is RoHS compliant ('Green')

Absolute Maximum Ratings

Parameter	
Supply voltage, V _{DD} ¹	-0.5V to +15V
Output voltage, V _{PP} ¹	-0.5V to +230V
Logic input levels ¹	-0.5V to V _{DD} +0.5V
Ground current ²	1.5A
Continuous total power dissipation ³	1200mW
Operating temperature range	-40°C to +85°C
Storage temperature range	-65°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

Notes:

- 1. All voltages are referenced to V_{ss}
- 2. Duty cycle is limited by the total power dissipated in the package
- For operation above 25°C ambient derate linearly to maximum operating temperature at 20mW/°C.

Recommended Operating Conditions


Sym	Parameter	Min	Max	Units
V _{DD}	Logic voltage supply	10.8	13.2	V
HV _{out}	High voltage output	-0.3	+220	V
V _{IH}	Input high voltage	V _{DD} -2.0	V_{DD}	V
V _{IL}	Input low voltage	0	2.0	V
f _{CLK}	Clock frequency	-	8.0	MHz
T _A	Operating free-air temperature	-40	+85	οС

Power-Up Sequence


Power-up sequence should be the following:

- Connect ground
- 2. Apply V_{DD}
- 3. Set all inputs to a known state

Pin Configurations



44-Lead PQFP (PG) (top view)



44-Lead PLCC (PJ)
(top view)

Product Marking



CCCCCCC

YY = Year Sealed WW = Week Sealed

L = Lot Number

C = Country of Origin* A = Assembler ID*

= "Green" Packaging

*May be part of top marking

kage may or may not include the following mar

Package may or may not include the following marks: Si or **\$\partial 44-Lead PQFP (PG)**



YY = Year Sealed WW = Week Sealed

L = Lot Number

A = Assembler ID C = Country of Origin*

= "Green" Packaging

*May be part of top marking

Package may or may not include the following marks: Si or

44-Lead PLCC (PJ)

Power-down sequence should be the reverse of the above.


Electrical Characteristics (over recommended operating conditions unless otherwise noted) **DC Characteristics**

Sym	Parameter		Min	Max	Units	Conditions
I _{DD}	V _{DD} supply current		-	15	mA	$f_{CLK} = 8.0MHz, F_{DATA} = 4.0MHz$
I _{DDQ}	V _{DD} supply current (quiescent)		-	100	μA	V _{IN} = 0V
I _{O(OFF)}	Off state output current		-	10	μA	All outputs high, all SWS parallel
I _{IH}	High-level logic input current	-	1.0	μA	$V_{IH} = V_{DD}$	
I _{IL}	Low-level logic input current		-	-1.0	μA	V _{IL} = 0V
V _{OH}	High-level output data out		V _{DD} -1.0V	-	V	I _{DOUT} = -100μA
V	Low level output voltage	HV _{OUT}	-	15	V	I _{HVOUT} = +100mA
V _{OL}	Low-level output voltage	Data out	-	1.0	V	I _{DOUT} = +100μA
V _{oc}	HV _{OUT} clamp voltage	-	-1.5	V	I _{OL} = -100mA	


AC Characteristics ($V_{DD} = 12V$, $T_{C} = 25^{\circ}C$)

Sym	Parameter	Min	Max	Units	Conditions
f _{CLK}	Clock frequency	-	8.0	MHz	
t _w	Clock width, high or low	62	-	ns	
t _{su}	Data set-up time before CLK falls	25	-	ns	
t _H	Data hold time after CLK falls	10	-	ns	
t _{on}	Turn-on time, HV _{OUT} from enable	-	500	ns	$R_L = 2.0K\Omega$ to V_{PP} max.
t _{DHL}	Delay time clock to data high to low	-	100	ns	C _L = 15pF
t _{DLH}	Delay time clock to data low to high	-	100	ns	C _L = 15pF
t _{DLE}	Delay time clock to LE low to high	50	-	ns	
t _{WLE}	Width of LE pulse	50	-	ns	
t _{SLE}	LE setup time before clock falls	50	-	ns	

Input and Output Equivalent Circuits



Switching Waveforms



Functional Table

			Inputs			Outputs						
Function	Data	CLK	ΙE	BL	POL	Shift	Reg	HV O	Data Out			
	Dala	CLK	L-		FOL	1	232	1	232	*		
All on	Х	Х	Х	L	L	*	**	On	OnOn	*		
All off	Х	Х	Х	L	Н	*	**	Off	OffOff	*		
Invert mode	Х	Х	L	Н	L	*	*	*	**	*		
Load S/R	H or L	↓	L	Н	Н	H or L	*	*	**	*		
Load latabas	Х	H or L	1	Н	Н	*	*	*	**	*		
Load latches	Х	H or L	1	Н	L	*	**	*	*	*		
Transparent latch	L	↓	Н	Н	Н	L	**	Off	**	*		
mode	Н	\	Н	Н	Н	Н	* *	On	* *	*		

Notes:

 $H = high\ level,\ L = low\ level,\ X = irrelevant,\ \downarrow = high-to-low\ transition,\ \uparrow = low-to-high\ transistion.$

^{*} dependent on previous stage's state before the last CLK \downarrow or last \overline{LE} high.

44-Lead PQFP Pin Assignment (PG)


Pin#	Function	Description								
1		Description								
2	HV 12									
3	HV _{OUT} 12									
	HV _{OUT} 13									
4	HV _{OUT} 14									
5	HV _{OUT} 15									
6	HV _{OUT} 16									
7	HV _{OUT} 17									
8	HV _{OUT} 18									
9	HV _{OUT} 19									
10	HV _{OUT} 20									
11	HV _{out} 21	High voltage outputs.								
12	HV _{OUT} 22	- Ing. veringe corporation								
13	HV _{OUT} 23									
14	HV _{OUT} 24									
15	HV _{OUT} 25									
16	HV _{OUT} 26									
17	HV _{OUT} 27									
18	HV _{out} 28									
19	HV _{OUT} 29									
20	HV _{out} 30									
21	HV _{OUT} 31									
22	HV _{OUT} 32									
23	DATA OUT	Data output pin.								
24	N/C									
25	N/C	No internal connection.								
26	N/C									
27	POL	Inverts the polarity of the HV _{OUT} pins								
28	CLK	Clock pin, shift registers shifts data on falling edge of input clock.								
29	VSS	Reference voltage, usually ground.								
30	VDD	Logic supply voltage.								
31	ĪĒ	Latch enable pin, data is shifted from shift register to latches on logic input high.								
32	DATA IN	Data input pin.								
33	BL	Blanking pin sets all HV _{OUT} pins low or high depending upon state of polarity. See function table.								
34	N/C	No internal connection.								
35	HV _{out} 1									
36	HV _{OUT} 2									
37	HV _{out} 3									
38	HV _{out} 4									
39	ΗV _{ουτ} 5	High voltage outputs.								
40	HV _{out} 6									
41	ΗV _{ουτ} 7									
42	НV _{оит} 8									
43										
44	HV _{OUT} 9									
44	HV _{OUT} 10									

44-Lead PLCC Pin Assignment (PJ)

Pin#	Function	Description
1	HV _{out} 16	
2	HV _{OUT} 17	
3	HV _{out} 18	
4	HV _{out} 19	
5	HV _{out} 20	
6	HV _{OUT} 21	
7	HV _{out} 22	
8	HV _{out} 23	
9	HV _{out} 24	High voltage outputs.
10	HV _{out} 25	
11	HV _{out} 26	
12	HV _{out} 27	
13	HV _{out} 28	
14	HV _{оит} 29	
15	HV _{оит} 30	
16	HV _{оит} 31	
17	HV _{out} 32	
18	DATA OUT	Data output pin.
19	N/C	
20	N/C	No internal connection.
21	N/C	
22	POL	Inverts the polarity of the HV _{OUT} pins
23	CLK	Clock pin, shift registers shifts data on falling edge of input clock.
24	VSS	Reference voltage, usually ground.
25	VDD	Logic supply voltage.
26	<u>LE</u>	Latch enable pin, data is shifted from shift register to latches on logic input high.
27	DATA IN	Data input pin.
28	BL	Blanking pin sets all HV _{OUT} pins low or high depending upon state of polarity. See function table.
29	N/C	No internal connection.
30	HV _{out} 1	
31	HV _{out} 2	
32	HV _{OUT} 3	
33	HV _{OUT} 4	
34	HV _{OUT} 5	
35	HV _{out} 6	
36	HV _{out} 7	
37	HV _{OUT} 8	High voltage outputs.
38	HV _{OUT} 9	
39	HV _{out} 10	
40	HV _{out} 11	
41	HV _{out} 12	
42	HV _{out} 13	
43	HV _{out} 14	
44	HV _{оυт} 15	

44-Lead PQFP Package Outline (PG)

10.00x10.00mm body, 2.35mm height (max), 0.80mm pitch



Note:

 A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	ol	Α	A1	A2	b	D	D1	E	E1	е	L	L1	L2	θ
	MIN	1.95*	0.00	1.95	0.30	13.65*	9.80*	13.65*	9.80*		0.73			0 °
Dimension (mm)	NOM	-	-	2.00	-	13.90	10.00	13.90	10.00	0.80 BSC	0.88	1.95 REF	0.25 BSC	3.5°
(111111)	MAX	2.35	0.25	2.10	0.45	14.15*	10.20*	14.15*	10.20*		1.03			7 °

JEDEC Registration MO-112, Variation AA-2, Issue B, Sep.1995.


Drawings not to scale.

Supertex Doc. #: DSPD-44PQFPPG, Version C041309.

^{*} This dimension is not specified in the JEDEC drawing.

44-Lead PLCC Package Outline (PJ)

.653x.653in body, .180in height (max), .050in pitch



Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Actual shape of this feature may vary.

Symb	ol	Α	A1	A2	b	b1	D	D1	E	E1	е	R
Dimension (inches)	MIN	.165	.090	.062	.013	.026	.685	.650	.685	.650		.025
	NOM	.172	.105	-	-	-	.690	.653	.690	.653	.050 BSC	.035
	MAX	.180	.120	.083	.021	.036 [†]	.695	.656	.695	.656	230	.045

JEDEC Registration MS-018, Variation AC, Issue A, June, 1993.

† This dimension differs from the JEDEC drawing.

Drawings not to scale.

Supertex Doc. #: DSPD-44PLCCPJ, Version F031111.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to http://www.supertex.com/packaging.html.)

Supertex inc. does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2011 **Supertex inc.** All rights reserved. Unauthorized use or reproduction is prohibited.

