阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

SCPS050A - MARCH 1999 - REVISED APRIL 1999

- **EPIC™** (Enhanced-Performance Implanted CMOS) Submicron Process
- Useful for Jumperless Configuration of PC Motherboard
- Inputs Accept Voltages to 5.5 V
- MUX OUT Signals are 2.5-V Outputs
- NON-MUXED OUT Signal is a 3.3-V Output
- Minimum of 1000 Write Cycles
- Minimum of 10 Years Data Retention
- Package Options Include Plastic Small-Outline (D), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages

(TOP VIEW) I²C SCL Γ 16**∏** V_{CC} I²C SDA 2 15 NP OVERRIDE [3 14 NON-MUXED OUT MUX IN A ¶ 4 13 I MUX SELECT 12 MUX OUT A MUX IN B **1** 5 MUX IN C [6] 11 MUX OUT B MUX IN D **1**7 10 MUX OUT C 9 MUX OUT D GND []

D. DB. OR PW PACKAGE

description

This 4-bit 1-of-2 multiplexer with I²C input interface is designed for 3-V to 3.6-V V_{CC} operation.

The PCA8550 is designed to multiplex four bits of data from parallel inputs or from I²C input data stored in a nonvolatile register. An additional bit of register output also is provided, which is latched to prevent changes in the output value during the write cycle. The factory default for the contents of the register is all low. These stored values can be read from, or written to, using the I²C bus. The ability to control writing to the register is provided by the write protect (WP) input. The override (OVERRIDE) input forces all the register outputs to a low.

This device provides a fast-mode (400 kbit/s) or standard-mode (100 kbit/s) I²C serial interface for data input and output. The implementation is as a slave. The device address is specified in the I²C interface definition table. Both of the I²C Schmitt-trigger inputs (SCL and SDA) provide integrated pullup resistors and are 5-V tolerant.

The PCA8550 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

| INPL | ITS | OUTPUTS | | |
|---------------------|-----|----------------------|------------------------------|--|
| MUX SELECT OVERRIDE | | MUX OUT | NON-MUXED OUT | |
| L | L | L | L | |
| L | Н | Nonvolatile register | Nonvolatile register | |
| н | Х | MUX IN | Latched NON-MUXED OUT† | |

[†] The latched NON-MUXED OUT state is the value present on the NON-MUXED OUT output at the time the MUX SELECT input transitions from the low to the high state.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated



logic diagram (positive logic)





SCPS050A - MARCH 1999 - REVISED APRIL 1999

I²C interface

I²C communication with this device is initiated by a master sending a start condition, a high-to-low transition on the serial data (SDA) input/output while the serial clock (SCL) input is high. After the start condition, the device address byte is sent, MSB first, including the data-direction bit (R/W). This device does not respond to the general call address. After receiving the valid address byte, this device responds with an acknowledge, a low on the SDA input/output during the high of the acknowledge-related clock pulse.

The data byte follows the address acknowledge. If the R/\overline{W} bit is high, the data from this device are the values read from the nonvolatile register. If the R/\overline{W} bit is low, the data are from the master, to be written into the register. A valid data byte is one in which the three high-order bits are low. The first valid data byte that is received is written into the register, following the stop condition. If an invalid data byte is received, it is acknowledged, but is not written into the register. The data byte is followed by an acknowledge sent from this device. If other data bytes are sent from the master following the acknowledge, they are ignored by this device.

A stop condition, a low-to-high transition on the SDA input/output while the SCL input is high, is sent by the master. If the WP input is low during the falling edge of the first valid data byte acknowledge on the SCL input and the R/\overline{W} bit is low, the stop condition causes the I^2C interface logic to write the data byte value into the nonvolatile register. Data are written only if complete bytes are received and acknowledged. Writing to the register takes time (t_{Wr}), during which the device does not respond to its slave address. If the WP input is high, the I^2C interface logic does not write to the register.

I²C INTERFACE DEFINITION TABLE

| BYTE | BIT | | | | | | | |
|---------|---------|---|---|----------------------|--------------|--------------|--------------|--------------|
| BILE | 7 (MSB) | 6 | 5 | 4 | 3 | 2 | 1 | 0 (LSB) |
| Address | Н | L | L | Н | Н | Н | L | R/W |
| Data | L | L | L | NON- MUXED OUT | MUX OUT D | MUX OUT C | MUX OUT B | MUX OUT A |

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| Supply voltage range, V _{CC} | |
|---|--|
| Input voltage range, V _I (see Note 1) | |
| Output voltage range, V _O (SDA) (see Note 1) | |
| Output voltage range, VO (MUX OUT outputs) (see Note 1) | |
| Output voltage range, VO (NON-MUXED OUT output) (see Notes 1 and 2) | $-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$ |
| Input clamp current, I_{IK} ($V_I < 0$) | |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 2) | –50 mA, +10 mA |
| Input/output clamp current, I _{OK} (V _O < 0) | |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) (see Note 2) | ±15 mA |
| Continuous current through V _{CC} or GND | ±30 mA |
| Package thermal impedance, θ _{JA} (see Note 3): D package | 113°C/W |
| DB package | 131°C/W |
| PW package | 149°C/W |
| Storage temperature range, T _{stq} | |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The value of V_{CC} is provided in the recommended operating conditions table.
 - 3. The package thermal impedance is calculated in accordance with JESD 51.



PCA8550 **NONVOLATILE 5-BIT REGISTER** WITH I²C INTERFACE SCPS050A – MARCH 1999 – REVISED APRIL 1999

recommended operating conditions

| | | MII | N MA | х | UNIT |
|----------------|--|-------------------------------|------|----|------|
| Vcc | Supply voltage | | 3 3 | .6 | V |
| | SCL, SI | DA 2. | 7 | 4 | |
| VIH | | IDE, MUX IN, ELECT, WP | 2 | 4 | V |
| | SCL, SI | DA -0. | 5 0 | .9 | |
| VIL | | IDE, MUX IN, ELECT, WP -0. | 5 0 | .8 | V |
| ЮН | High-level output current MUX OI NON-M | UT, UXED OUT | - | -2 | mA |
| | SDA | | | 6 | |
| lOL | Low-level output current MUX OI NON-M | UT, UXED OUT | | 2 | mA |
| Δt/Δν | | IDE, MUX IN, ELECT, WP | , | 0 | ns/V |
| T _A | Operating free-air temperature | | 0 7 | '0 | °C |

electrical characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | MAX | UNIT |
|--------------------|--------------------------------|--|--------|-------|----------------|
| VIK | Input diode clamp voltage | I _I = -18 mA | | | V |
| V _{hys} † | SCL, SDA | | 0.19 | | V |
| ., | MALLY OLIT | I _{OH} = -100 μA | 2 | 2.625 | |
| | MUX OUT | I _{OH} = -1 mA | 1.7 | 2.625 | V |
| VOH | NON-MUXED OUT | I _{OH} = -100 μA | 2.4 | 3.6 | l ^v |
| | NON-MOXED OUT | $I_{OH} = -2 \text{ mA}$ | 2 | 3.6 | |
| | MUX OUT | $I_{OL} = 100 \mu\text{A}$ | -0.3 | 0.4 | |
| | WOX GOT | I _{OL} = 2 mA | -0.3 | 0.7 | |
| \/a. | NON-MUXED OUT | I _{OL} = 100 μA | | 0.4 | , |
| VOL | | I _{OL} = 2 mA | -0.5 | 0.7 | ľ |
| | SDA | I _{OL} = 3 mA | | 0.4 | |
| | SDA | I _{OL} = 6 mA | | 0.6 | |
| | SCL, SDA | | | -12 | μА |
| lιΗ | OVERRIDE, MUX SELECT, WP | V _{IH} = 2.4 V | -20 | -100 | μΑ |
| | MUX IN | | -0.166 | -0.75 | mA |
| | SCL, SDA | | -7 | -32 | |
| I _{IL} | OVERRIDE, MUX SELECT, WP | V _{IL} = 0.4 V | -86 | -267 | μΑ |
| | MUX IN | | -0.72 | -2 | mA |
| laa | During read or write cycle | $V_I = 0$ to V_{CC} , $I_O = 0$, $V_{CC} = 3.3 \text{ V}$ | | 10 | mA |
| Icc | Not during read or write cycle | $V_I = V_{CC},$ $I_O = 0$ | | 500 | μΑ |
| Ci | | V _I = V _{CC} or GND | | 10 | pF |

 $^{{}^{\}dagger}\,\mathsf{V}_{\mbox{\scriptsize hys}}$ is the hysteresis of Schmitt-trigger inputs.



nonvolatile storage specifications

| PARAMETER | SPECIFICATIONS |
|--|----------------------|
| Write time (t _{Wf}) | 10 ms, typical |
| Memory-cell data retention | 10 years, minimum |
| Maximum number of memory-cell write cycles | 1000 cycles, minimum |

I^2C interface timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


| | | V _{CC} = 3.3 | $V \pm 0.3 V$ | UNIT |
|------------------|--|---------------------------|---------------|------|
| | | MIN | MAX | |
| f _{scl} | I ² C clock frequency | 10 | 400 | kHz |
| T _{sch} | I ² C clock high time | 600 | | ns |
| T _{scl} | I ² C clock low time | 1.3 | | μs |
| T _{sp} | I ² C spike time | 0 | 50 | ns |
| T _{sds} | I ² C serial data setup time | 100 | | ns |
| T _{sdh} | I ² C serial data hold time | 0 | 900 | ns |
| T _{icr} | I ² C input rise time | 20 | 300 | ns |
| T _{icf} | I ² C input fall time | 20 | 300 | ns |
| Tocf | I ² C output fall time (10-pF to 400-pF bus) | 20 + 0.1 C _b † | 250 | ns |
| T _{buf} | I ² C bus free time between stop and start | 1.3 | | μs |
| T _{sts} | I ² C start or repeated start condition setup | 600 | | ns |
| T _{sth} | I ² C start or repeated start condition hold | 600 | | ns |
| T _{Sps} | I ² C stop condition setup | 600 | · | ns |
| C _b † | I ² C bus capacitive load | | 400 | pF |


 $[\]dagger C_b$ = capacitance of one bus line in pF.


switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | | FROM (INPUT) | TO (OUTPUT) | V _{CC} = 3.3 V ± 0.3 V | | UNIT |
|------------------|--|-----------------|--|------------------------------------|-----|------|
| | | (INPOT) | (001F01) | MIN | MAX | |
| ^t mpd | Mux input to output propagation delay | MUX IN | MUX OUT | | 20 | ns |
| t _{sov} | MUX SELECT to output valid | MUX SELECT | Output valid | | 22 | ns |
| tovn | OVERRIDE to NON-MUXED OUT output delay | OVERRIDE | NON-MUXED OUT | | 15 | ns |
| tovm | OVERRIDE to MUX OUT output delay | OVERRIDE | MUX OUT | | 25 | ns |
| t _{su} | Setup time | WP | Falling edge of first valid data byte acknowledge on the SCL input | 30 | | ns |
| t _h | Hold time | WP | Falling edge of first valid data byte acknowledge on the SCL input | 120 | | ns |
| t _r | Output rise time | | | 1 | 3 | ns/V |
| t _f | Output fall time | | | 1 | 3 | ns/V |

PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS


| BYTE | DESCRIPTION | |
|------|---------------------------|--|
| 1 | I ² C address | |
| 2 | Nonvolatile register data | |


Figure 1. I²C Interface Load Circuit and Voltage Waveforms



SCPS050A - MARCH 1999 - REVISED APRIL 1999

PARAMETER MEASUREMENT INFORMATION





NOTES: A. C_L includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_Q = 50 \Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.
- C. The outputs are measured one at a time with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{SOV} and t_{OVN} .
- E. tpLH and tpHL are the same as tmpd, tsov, and tovm.

Figure 2. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated