

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.


3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

## Dual 4:1 Multiplexer/ Demultiplexer Bus Switch

The ON Semiconductor 74FST3253 is a dual 4:1, high performance multiplexer/demultiplexer bus switch. The device is CMOS TTL compatible when operating between 4 and 5.5 Volts. The device exhibits extremely low  $R_{ON}$  and adds nearly zero propagation delay. The device adds no noise or ground bounce to the system.

- $R_{ON} < 4 \Omega$  Typical
- Less Than 0.25 ns-Max Delay Through Switch
- Nearly Zero Standby Current
- No Circuit Bounce
- Control Inputs are TTL/CMOS Compatible
- Pin–For–Pin Compatible With QS3253, FST3253, CBT3253
- All Popular Packages: QSOP-16, TSSOP-16, SOIC-16




<b>S</b> <sub>1</sub>	S <sub>0</sub>	OE <sub>1</sub>	OE <sub>2</sub>	Function
Х	Х	Н	Х	Disconnect 1A
Х	Х	Х	Н	Disconnect 2A
L	L	L	L	$A = B_1$
L	Н	L	L	$A = B_2$
Н	L	L	L	$A = B_3$
Н	Н	L	L	$A = B_4$

Figure 2. Truth Table



### ON Semiconductor"

http://onsemi.com



#### PIN NAMES

Pin	Description
$\overline{OE}_1, \overline{OE}_2$	Bus Switch Enables
S <sub>0</sub> , S <sub>1</sub>	Select Inputs
А	Bus A
B <sub>1</sub> , B <sub>2</sub> , B <sub>3</sub> , B <sub>4</sub>	Bus B

#### ORDERING INFORMATION

Device	Package	Shipping
74FST3253D	SO-16	48 Units/Rail
74FST3253DR2	SO-16	2500 Units/Reel
74FST3253DT	TSSOP-16	96 Units/Rail
74FST3253DTR2	TSSOP-16	2500 Units/Reel
74FST3253QS	QSOP-16	96 Units/Rail
74FST3253QSR	QSOP-16	2500 Units/Reel




Figure 3. Logic Diagram

#### MAXIMUM RATINGS

Symbol	Para	ameter	Value	Unit
V <sub>CC</sub>	DC Supply Voltage		-0.5 to +7.0	V
VI	DC Input Voltage		-0.5 to +7.0	V
V <sub>O</sub>	DC Output Voltage		-0.5 to +7.0	V
I <sub>IK</sub>	DC Input Diode Current	V <sub>I</sub> < GND	-50	mA
I <sub>OK</sub>	DC Output Diode Current	V <sub>O</sub> < GND	-50	mA
Ι <sub>Ο</sub>	DC Output Sink Current		128	mA
I <sub>CC</sub>	DC Supply Current per Supply Pin		±100	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin		±100	mA
T <sub>STG</sub>	Storage Temperature Range		-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for	10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
$\theta_{JA}$	Thermal Resistance	SOIC TSSOP QSOP	125 170 200	°C/W
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 28 to 34	UL 94 V–0 @ 0.125 in	
V <sub>ESD</sub>	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	>2000 >200 N/A	V
I <sub>LATCH-UP</sub>	Latch–Up Performance At	pove $V_{CC}$ and Below GND at 85°C (Note 4)	±500	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

1. Tested to EIA/JESD22-A114-A.

2. Tested to EIA/JESD22-A115-A.

3. Tested to JESD22-C101-A.

4. Tested to EIA/JESD78.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Р	Parameter	Min	Max	Unit
V <sub>CC</sub>	Supply Voltage	Operating, Data Retention Only	4.0	5.5	V
VI	Input Voltage	(Note)	0	5.5	V
Vo	Output Voltage	(HIGH or LOW State)	0	5.5	V
T <sub>A</sub>	Operating Free–Air Temperature		- 40	+ 85	°C
$\Delta t / \Delta V$	Input Transition Rise or Fall Rate Switch I/O	Switch Control Input V <sub>CC</sub> = 5.0 V $\pm$ 0.5 V	0	DC 5	ns/V

5. Unused control inputs may not be left open. All control inputs must be tied to a high or low logic input voltage level.

#### DC ELECTRICAL CHARACTERISTICS

			V <sub>CC</sub>	T <sub>A</sub> = -	40°C to	+ <b>85°C</b>	
Symbol	Parameter	Conditions	(V)	Min	Тур*	Max	Unit
V <sub>IK</sub>	Clamp Diode Resistance	I <sub>IN</sub> = -18mA	4.5			-1.2	V
V <sub>IH</sub>	High–Level Input Voltage		4.0 to 5.5	2.0			V
V <sub>IL</sub>	Low-Level Input Voltage		4.0 to 5.5			0.8	V
I <sub>I</sub>	Input Leakage Current	$0 \le V_{IN} \le 5.5 V$	5.5			±1.0	μΑ
I <sub>OZ</sub>	OFF-STATE Leakage Current	$0 \le A, B \le V_{CC}$	5.5			±1.0	μA
R <sub>ON</sub>	Switch On Resistance (Note 6)	V <sub>IN</sub> = 0 V, I <sub>IN</sub> = 64 mA	4.5		4	7	Ω
		$V_{IN} = 0 V, I_{IN} = 30 mA$	4.5		4	7	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.5		8	15	
		V <sub>IN</sub> = 2.4 V, I <sub>IN</sub> = 15 mA	4.0		11	20	
I <sub>CC</sub>	Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$	5.5			3	μA
$\Delta I_{CC}$	Increase In I <sub>CC</sub> per Input	One input at 3.4 V, Other inputs at $V_{CC}$ or GND	5.5			2.5	mA

\*Typical values are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.
6. Measured by the voltage drop between A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the two (A or B) pins.

#### **AC ELECTRICAL CHARACTERISTICS**

			$T_{A} = -40 \circ C \text{ to } +85 \circ C$ $C_{L} = 50 \text{ pF, RU} = \text{RD} = 500 \Omega$		<b>)</b> Ω		
			V <sub>CC</sub> = 4	.5–5.5 V	V <sub>CC</sub> =	4.0 V	
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit
t <sub>PHL</sub> , t <sub>PLH</sub>	Prop Delay Bus to Bus (Note 7)	V <sub>I</sub> = OPEN		0.25		0.25	ns
	Prop Delay, Select to Bus A		1.0	5.3		6.3	
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time, Select to Bus B	$V_I = 7 V$ for $t_{PZL}$	1.0	5.3		6.0	ns
	Output Enable Time, I <sub>OE</sub> to Bus A, B	$V_I = OPEN \text{ for } t_{PZH}$	1.0	5.3		6.2	
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time, Select to Bus B	$V_I = 7 V$ for $t_{PLZ}$	1.0	5.8		6.2	ns
	Output Disable Time, $I_{OE}$ to Bus A, B	$V_I = OPEN \text{ for } t_{PHZ}$	1.0	5.5		6.2	


7. This parameter is guaranteed by design but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical On resistance of the switch and the 50 pF load capacitance, when driven by an ideal voltage source (zero output impedance).

#### CAPACITANCE (Note 8)

Symbol	Parameter	Conditions	Тур	Max	Unit
C <sub>IN</sub>	Control Pin Input Capacitance	$V_{CC} = 5.0 V$	3		pF
C <sub>I/O</sub>	A Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 V$	13		pF
C <sub>I/O</sub>	B Port Input/Output Capacitance	$V_{CC}, \overline{OE} = 5.0 \text{ V}$	5		pF

8.  $T_A = +25^{\circ}C$ , f = 1 MHz, Capacitance is characterized but not tested.

#### AC Loading and Waveforms





NOTES:


1. Input driven by 50  $\Omega$  source terminated in 50  $\Omega$ . 2. CL includes load and stray capacitance.

 $^{*}C_{L} = 50 \text{ pF}$ 













#### PACKAGE DIMENSIONS



#### PACKAGE DIMENSIONS



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH. 3. THE BOTTOM PACKAGE SHALL BE BIGGER THAN THE TOP PACKAGE BY 4 MILS (NOTE: LEAD SIDE ONLY). BOTTOM PACKAGE DIMENSION SHALL FOLLOW THE DIMENSION STATED IN THIS DRAWING. 4. PLASTIC DIMENSIONS DOES NOT INCLUDE MOLD FLASH OR PROTRUSIONS, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 6 MILS PER SIDE. 5. BOTTOM EJECTOR PIN WILL INCLUDE THE
- 5. BOTTOM EJECTOR PIN WILL INCLUDE THE COUNTRY OF ORIGIN (COO) AND MOLD CAVITY I.D.

	INC	HES	MILLIM	ETERS
DIM	MAX	MIN	MAX	MIN
Α	0.189	0.196	4.80	4.98
В	0.150	0.157	3.81	3.99
С	0.061	0.068	1.55	1.73
D	0.008	0.012	0.20	0.31
F	0.016	0.035	0.41	0.89
G	0.025	BSC	0.64	BSC
н	0.008	0.018	0.20	0.46
J	0.0098	0.0075	0.249	0.191
Κ	0.004	0.010	0.10	0.25
L	0.230	0.244	5.84	6.20
Μ	0 °	8 °	0 °	8°
Ν	0 °	7 °	0 °	7°
Р	0.007	0.011	0.18	0.28
Q	0.020	DIA	0.51	DIA
R	0.025	0.035	0.64	0.89
U	0.025	0.035	0.64	0.89
V	0 °	8 °	0 °	8°

DETAIL E

F

**ON Semiconductor** and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of thers. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

#### Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA **Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada

Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031 Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.