

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

OSCILLATOR, MULTIPLIER, AND BUFFER WITH 8 OUTPUTS
ICS552-01
Description

The ICS552-01 produces 8 low-skew copies of the multiple input clock or fundamental, parallel-mode crystal. Unlike other clock drivers, these parts do not require a separate oscillator for the input. Using IDT's patented Phase-Locked Loop (PLL) to multiply the input frequency, it is ideal for generating and distributing multiple high-frequency clocks. **This is a single chip used for 3 different applications:**


- 1) ICS552-01 (A mode) — an Oscillator multiplier
- 2) ICS552-01 (B mode) — a Dual 1:4 buffer
- 3) ICS552-01 (C mode) — a 1:8 Oscillator buffer

Features (all)

- Packaged as 20-pin SSOP (QSOP)
- Pb-free packaging
- Operating voltages of 3.0 V to 5.5 V
- Industrial temperature available

Features (specific)
ICS552-01 (for A mode)

- Contains on-chip multiplier with selections of x1, x1.33, x2, x2.66, x3, x3.33, x4, x4.66, x5, and x6

Block Diagram (ICS552-01—A mode)


- Power-down and Tri-state modes

ICS552-01 (for B mode)

- Up to 200 MHz clock input/output at 3.3 V
- Low skew of 250 ps maximum for any bank of four
- Inputs can be connected together for a 1 to 8 buffer with 250 ps skew between any outputs
- Non-inverting buffer mode
- Ideal for clock networks
- Output Enable mode tri-states outputs
- Full CMOS output swing with 25 mA output drive capability at TTL levels
- Advanced, low power, sub-micron CMOS process

ICS552-01 (for C mode)


- Use with 25 MHz crystal for networking
- Use with 27 MHz crystal for MPEG

ICS552-01 (for A and C modes)

- Input frequency of 10.0 to 27.0 MHz
- Provides 8 low-skew outputs (<250 ps)
- Output clock duty cycle of 40/60 at 3.3 V

NOTE: The ICS552A-01 is recommended for new designs

Pin Assignment (ICS552-01—A mode)




Multiplier Select Table

| S3 | S2 | S1 | S0 | Multiplier |
|----|----|----|----|---------------|
| 0 | 0 | 0 | 0 | Power Down |
| 0 | 0 | 0 | 1 | x1 |
| 0 | 0 | 1 | 0 | x1.333 |
| 0 | 0 | 1 | 1 | x2 |
| 0 | 1 | 0 | 0 | x2.666 |
| 0 | 1 | 0 | 1 | x3 |
| 0 | 1 | 1 | 0 | x3.333 |
| 0 | 1 | 1 | 1 | x4 |
| 1 | 0 | 0 | 0 | x5 |
| 1 | 0 | 0 | 1 | x4.66 |
| 1 | 0 | 1 | 0 | x6 |
| 1 | 1 | 0 | 1 | Tri-state all |


Pin Descriptions (ICS552-01—A mode)

| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|----------|----------|---|
| 1 | DC | — | Do not connect. |
| 2 | X2 | XO | Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. |
| 3 | X1/ICLK | XI | Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal or clock. |
| 4 | VDD | Power | Connect to +3.3 V or 5 V. Decouple with pin 6. Must be same as other VDDs. |
| 5 | S2 | Input | Multiplier Select pin 2 per table above. |
| 6 | GND | Power | Connect to ground. |
| 7 | CLK1 | Output | Output clock 1. |
| 8 | CLK2 | Output | Output clock 2. |
| 9 | CLK3 | Output | Output clock 3. |
| 10 | CLK4 | Output | Output clock 4. |
| 11 | S1 | Input | Multiplier Select pin 1 per table above |
| 12 | CLK5 | Output | Output clock 5. |
| 13 | CLK6 | Output | Output clock 6. |
| 14 | GND | Power | Connect to ground. |
| 15 | S3 | Input | Multiplier Select pin 3 per table above |
| 16 | VDD | Power | Connect to +3.3 V or 5 V. Decouple with pin 14. Must be same as other VDDs. |
| 17 | CLK7 | Output | Output clock 7. |
| 18 | CLK8 | Output | Output clock 8. |
| 19 | DC | — | Do not connect. |
| 20 | S0 | Input | Multiplier Select pin 0 per table above |

Block Diagram (ICS552-01—B mode)



Pin Assignment (ICS552-01—B mode)



20-pin (150 mil) SSOP (QSOP)

Clock Output Select Table (ICS552-01—B mode)


| S1 | S0 | Mode |
|----|----|-----------------------------------|
| 0 | 0 | QA1:4 and QB1:4 running |
| 0 | 1 | Test mode |
| 1 | 0 | OE. All outputs in high impedance |
| 1 | 1 | QA1:4 only. QB1:4 stopped low |

Pin Descriptions (ICS552-01—B mode)


| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|----------|----------|---|
| 1 | INA | CI | Input to buffer A. Outputs QA1:4 will be the same frequency. Internal pull-up resistor. |
| 2 | DC | — | Do not connect. |
| 3 | DC | — | Do not connect. |
| 4 | VDD | Power | Connect to +3.3 V or 5.0 V. Must be same as other VDDs. |
| 5 | VDD | Power | Connect to +3.3 V or 5.0 V. Must be same as other VDDs. |
| 6 | GND | Power | Connect to ground. |
| 7 | QA1 | Output | Output 1 from buffer A. |
| 8 | QA2 | Output | Output 2 from buffer A. |
| 9 | QA3 | Output | Output 3 from buffer A. |
| 10 | QA4 | Output | Output 4 from buffer A. |
| 11 | S1 | I | Mode Select pin 1. Selects mode for outputs. Must be at GND for all clocks on. Internal pull-up resistor. |
| 12 | QB1 | Output | Output 1 from buffer B. |
| 13 | QB2 | Output | Output 2 from buffer B. |
| 14 | GND | Power | Connect to ground. |
| 15 | VDD | Power | Connect to +3.3 V or 5.0 V. Must be same as other VDDs. |
| 16 | VDD | Power | Connect to +3.3 V or 5.0 V. Must be same as other VDDs. |
| 17 | QB3 | Output | Output 3 from buffer B. |
| 18 | QB4 | Output | Output 4 from buffer B. |
| 19 | INB | CI | Input to buffer B. Outputs QA1:4 will be the same frequency. Internal pull-up resistor. |
| 20 | S0 | I | Mode Select pin 0. Selects mode for outputs. Must be at GND for all clocks on. Internal pull-up resistor. |

KEY: CI = clock input with pull-up resistor; I = input with internal pull-up resistor.

Block Diagram (ICS552-01—C mode)



Pin Assignment (ICS552-01—C mode)



Pin Descriptions (ICS552-01—C mode)

| Pin Number | Pin Name | Pin Type | Pin Description |
|------------|----------|----------|---|
| 1 | DC | — | Do not connect. |
| 2 | X2 | XO | Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. |
| 3 | X1 | XI | Crystal connection. Connect to a 10 - 27 MHz fundamental mode crystal. |
| 4 | VDD | Power | Connect to +3.3 V or 5 V. Decouple with pin 6. Must be same as other VDDs. |
| 5 | GND | Power | Connect to ground. |
| 6 | GND | Power | Connect to ground. |
| 7 | CLK1 | Output | Output clock 1. |
| 8 | CLK2 | Output | Output clock 2. |
| 9 | CLK3 | Output | Output clock 3. |
| 10 | CLK4 | Output | Output clock 4. |
| 11 | VDD | Power | Connect to +3.3 V or 5 V. Must be same as other VDDs. |
| 12 | CLK5 | Output | Output clock 5. |
| 13 | CLK6 | Output | Output clock 6. |
| 14 | GND | Power | Connect to ground. |
| 15 | VDD | Power | Connect to +3.3 V or 5 V. Must be same as other VDDs. |
| 16 | VDD | Power | Connect to +3.3 V or 5 V. Decouple with pin 14. Must be same as other VDDs. |
| 17 | CLK7 | Output | Output clock 7. |
| 18 | CLK8 | Output | Output clock 8. |
| 19 | DC | — | Do not connect. |
| 20 | VDD | Power | Connect to +3.3 V or 5 V. Must be same as other VDDs. |

External Components

Series Termination Resistor

Clock output traces over one inch should use series termination. To series terminate a 50Ω trace (a commonly used trace impedance), place a 33Ω resistor in series with the clock line, as close to the clock output pin as possible. The nominal impedance of the clock output is 20Ω

Decoupling Capacitors

As with any high-performance mixed-signal IC, the ICS552-01 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01μF must be connected between each VDD and GND on pins 4 and 6, and 16 and 14. Other VDDs and GNDs can be connected to these pins or directly to their respective ground planes.

Crystal Load Capacitors

The device crystal connections should include pads for small capacitors from X1 to ground and from X2 to ground. These capacitors are used to adjust the stray capacitance of the board to match the nominally required crystal load capacitance. Because load capacitance can only be increased in this trimming process, it is important to keep stray capacitance to a minimum by using very short PCB traces (and no vias) between the crystal and device. Crystal capacitors must be connected from each of the pins X1 and X2 to ground.

The value (in pF) of these crystal caps should equal $(C_L - 12 \text{ pF}) * 2$. In this equation, C_L = crystal load capacitance in pF. Example: For a crystal with a 18 pF load capacitance, two 12 pF capacitors should be used. For a clock input, connect it X1/ICLK and leave X2 unconnected (floating).

PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

- 1) Each 0.01μF decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via.
- 2) The external crystal should be mounted just next to the device with short traces. The X1 and X2 traces should not be routed next to each other with minimum spaces, instead they should be separated and away from other traces.
- 3) To minimize EMI, the 33Ω series termination resistor (if needed) should be placed close to the clock output.
- 4) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers.

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the ICS552-01. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

| Parameter | Condition | Min. | Typ. | Max. | Units |
|-----------------------|-------------------|------|------|---------|-------|
| Supply Voltage, VDD | Referenced to GND | | | 7 | V |
| Inputs | Referenced to GND | -0.5 | | VDD+0.5 | V |
| Clock Outputs | Referenced to GND | -0.5 | | VDD+0.5 | V |
| Storage Temperature | | -65 | | 150 | °C |
| Soldering Temperature | Max 10 seconds | | | 260 | °C |
| Junction Temperature | | | | 125 | °C |

Recommended Operation Conditions

| Parameter | Min. | Typ. | Max. | Units |
|--|------|------|------|-------|
| Ambient Operating Temperature (commercial) | 0 | | +70 | °C |
| Ambient Operating Temperature (industrial) | -40 | | +85 | °C |

DC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85°C

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|-----------------------|-----------------|--|---------|-------|---------|-------|
| Operating Voltage | VDD | | 3.0 | | 5.5 | V |
| Input High Voltage | V _{IH} | ICLK | VDD/2+1 | VDD/2 | | V |
| Input Low Voltage | V _{IL} | ICLK | | VDD/2 | VDD/2-1 | V |
| Input High Voltage | V _{IH} | S3:S0 | 2 | | | V |
| Input Low Voltage | V _{IL} | S3:S0 | | | 0.8 | V |
| Output High Voltage | V _{OH} | VDD = 3.3 V, I _{OH} = -8 mA | 2.4 | | | V |
| Output Low Voltage | V _{OL} | VDD = 3.3 V, I _{OL} = 8 mA | | | 0.4 | V |
| Output High Voltage | V _{OH} | VDD = 3.3 V or 5 V, I _{OH} = -8 mA | VDD-0.4 | | | V |
| Short Circuit Current | I _{OS} | VDD = 3.3 V, each output | | ±50 | | mA |

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|---------------------------|----------|----------------------------------|------|------|------|---------|
| Operating Supply Current | I_{DD} | at 3.3 V, no load, 25 MHz in, x4 | | 35 | | mA |
| Operating Supply Current | I_{DD} | at 5 V, no load, 25 MHz in, x4 | | 59 | | mA |
| Power-down Supply Current | I_{DD} | S3:S0 = 0 (GND) | | 55 | | μ A |

AC Electrical Characteristics

Unless stated otherwise, VDD = 3.3 V or 5 V, Ambient Temperature -40 to +85° C


| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|-------------------------------|----------|----------------------------------|------|----------|------|-------|
| Input Frequency | F_{IN} | Fundamental crystal | 10 | | 27 | MHz |
| | | Input clock– non-buffered mode | 10 | | 27 | MHz |
| | | Input clock– buffered mode only | 10 | | 200 | MHz |
| Output Rise Time | t_{OR} | 0.8 to 2.0 V | | | 1.5 | ns |
| Output Fall Time | t_{OF} | 2.0 to 0.8 V | | | 1.5 | ns |
| Duty Cycle | | at VDD/2 | 40 | 50 | 60 | % |
| Output-to-Output Skew | | All modes, Rising edges at VDD/2 | | | 250 | ps |
| Absolute Jitter | | Mode A, Deviation from Mean | | ± 75 | | ps |
| One Sigma Clock Period Jitter | | Mode A | | 25 | | ps |

Thermal Characteristics

| Parameter | Symbol | Conditions | Min. | Typ. | Max. | Units |
|--|---------------|----------------|------|------|------|-------|
| Thermal Resistance Junction to Ambient | θ_{JA} | Still air | | 135 | | °C/W |
| | θ_{JA} | 1 m/s air flow | | 93 | | °C/W |
| | θ_{JA} | 3 m/s air flow | | 78 | | °C/W |
| Thermal Resistance Junction to Case | θ_{JC} | | | 60 | | °C/W |

Package Outline and Package Dimensions (20-pin SSOP, 150 Mil. Wide Body)

Package dimensions are kept current with JEDEC Publication No. 95



Ordering Information

| Part / Order Number | Marking | Shipping Packaging | Package | Temperature |
|---------------------|------------|--------------------|-------------|---------------|
| 552R-01LN | 552R-01LN | Tubes | 20-pin SSOP | 0 to +70° C |
| 552R-01LNT | 552R-01LN | Tape and Reel | 20-pin SSOP | 0 to +70° C |
| 552R-01ILF | 552R-01ILF | Tubes | 20-pin SSOP | -40 to +85° C |
| 552R-01ILFT | 552R-01ILF | Tape and Reel | 20-pin SSOP | -40 to +85° C |

"LF" or "LN" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015
408-284-8200
Fax: 408-284-2775

For Tech Support

www.idt.com/go/clockhelp

Corporate Headquarters

Integrated Device Technology, Inc.
www.idt.com



www.IDT.com