

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER

WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

•	Member of the Texas Instruments Widebus™ Family	DGG	OR DGV PA (TOP VIEW	CKAGE ')
•	TI-OPC™ Circuitry Limits Ringing on Unevenly Loaded Backplanes	IMODE1 [ AI1 [	1 $482$ $47$	
•	OEC™ Circuitry Improves Signal Integrity	AO1 [	3 46	B1
	and Reduces Electromagnetic Interference	GND [	4 45	GND
•	Bidirectional Interface Between GTLP	A12 [	5 44	] ОЕАВ
	Signal Levels and LVTTL Logic Levels	AO2 [	6 43	] B2
•	Split LVTTL Port Provides a Feedback Path	V <sub>CC</sub> [	7 42	ERC
	for Control and Diagnostics Monitoring	AI3 [	8 41	OEAB
•	AO Outputs Have Equivalent 26- $\Omega$ Series	AO3 [	9 40	J B3
	Resistors, So No External Resistors Are	GND [	10 39	J GND
	Required	AI4 [	11 38	J CLKAB/LEAB
•	LVTTL Interfaces Are 5-V Tolerant	AO4 [ AO5 [	12 37 13 36	] B4 ] B5
•	High-Drive GTLP Open-Drain Outputs (100 mA)	AI5 [ GND [	14 35 15 34	CLKBA/LEBA
•	LVTTL Outputs (–12 mA/12 mA)	AO6 [	16 33	] B6
•	Variable Edge-Rate Control (ERC) Input	AI6 [	17 32	OEBA
	Selects GTLP Rise and Fall Times for	V <sub>CC</sub> [	18 31	V <sub>CC</sub>
	Optimal Data-Transfer Rate and Signal	AO7 [	19 30	B7
	Integrity in Distributed Loads	AI7 [	20 29	LOOPBACK
•	I <sub>off</sub> , Power-Up 3-State, and BIAS V <sub>CC</sub>	GND	21 28	GND
	Support Live Insertion	AO8	22 27	B8
•	Distributed V <sub>CC</sub> and GND Pins Minimize	AI8 [	23 26	UV <sub>REF</sub>
	High-Speed Switching Noise	OMODE0 [	24 25	OMODE1

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22

   2000-V Human-Body Model (A114-A)
  - 2000-V Human-Body Model (A114-- 200-V Machine Model (A115-A)
  - 200-V Machine Model (ATIS-A)
    1000-V Charged-Device Model (C101)

#### description

The SN74GTLP22034 is a high-drive, 8-bit, three-wire registered transceiver that provides true LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback path for control and diagnostics monitoring, the same functionality as the SN74FB2033, but with true logic. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC<sup>™</sup> circuitry, and TI-OPC<sup>™</sup> circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω.

The AO outputs, which are designed to sink up to 12 mA, include equivalent  $26-\Omega$  resistors to reduce overshoot and undershoot.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated

SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLP22034 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (V<sub>TT</sub> = 1.2 V and V<sub>REF</sub> = 0.8 V) or GTLP (V<sub>TT</sub> = 1.5 V and V<sub>RFF</sub> = 1 V) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, Texas Instruments GTLP Frequently Asked Questions, literature number SCEA019, and GTLP in BTL Applications, literature number SCEA017.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and can be directly driven by TTL or 5-V CMOS devices. VRFF is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS V<sub>CC</sub>. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V<sub>CC</sub> circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

When V<sub>CC</sub> is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, OEAB should be tied to V<sub>CC</sub> through a pullup resistor and OEAB and OEBA should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.



#### terminal assignments

	1	2	3	4	5	6
A	IMODE1	NC	NC	NC	NC	IMODE0
в	AO1	Al1	GND	GND	BIAS V <sub>CC</sub>	B1
C	AO2	Al2	Vcc	ERC	OEAB	B2
D	AO3	AI3	GND	GND	OEAB	B3
Ε	AO4	Al4			CLKAB/LEAB	B4
F	AO5	AI5			CLKBA/LEBA	B5
G	AO6	Al6	GND	GND	OEBA	B6
н	AO7	AI7	VCC VCC		LOOPBACK	B7
J	AO8	AI8	GND GND		VREF	B8
<b>k</b>	OMODE0	NC	NC	NC	NC	OMODE1

NC = No internal connection



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

TA	PACKAGE <sup>†</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74GTLP22034DGGR	GTLP22034
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLP22034DGVR	GT22034
	VFBGA – GQL	Tape and reel	SN74GTLP22034GQLR	GS034

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

#### functional description

The SN74GTLP22034 is a high-drive (100 mA), 8-bit, three-wire registered transceiver containing D-type latches and D-type flip-flops for data-path operation in the transparent, latched, or flip-flop modes. Data transmission is true, with AI data going to the B port and B data going to AO. The split LVTTL AI and AO provides a feedback path for control and diagnostics monitoring.

The logic element for data flow in each direction is configured by two mode (IMODE1 and IMODE0 for B to A, OMODE1 and OMODE0 for A to B) inputs as a buffer, a D-type flip-flop, or a D-type latch. When configured in the buffer mode, the input data appears at the output port. In the flip-flop mode, data is stored on the rising edge of the appropriate clock (CLKAB/LEAB or CLKBA/LEBA) input. In the latch mode, the clock inputs serve as active-high transparent latch enables.

Data flow in the B-to-A direction, regardless of the logic element selected, is further controlled by the LOOPBACK input. When LOOPBACK is low, B-port data is the B-to-A input. When LOOPBACK is high, the output of the selected A-to-B logic element is the B-to-A input.

The AO enable/disable control is provided by OEBA. When OEBA is low or when V<sub>CC</sub> is less than 1.5 V, AO is in the high-impedance state. When OEBA is high, AO is active (high or low logic levels).

The B port is controlled by OEAB and OEAB. If OEAB is low, OEAB is high, or V<sub>CC</sub> is less than 1.5 V, the B port is inactive. If OEAB is high and OEAB is low, the B port is active.

The A-to-B and B-to-A logic elements are active, regardless of the state of their associated outputs. The logic elements can enter new data (in flip-flop and latch modes) or retain previously stored data while the associated outputs are in the high-impedance (AO) or inactive (B port) states.



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

INPUTS OUTPUT MODE OEBA OEAB OEAB OMODE1 OMODE0 IMODE1 IMODE0 LOOPBACK L L Х Х Х Х Х Х Ζ Isolation L Х н Х Х Х Х Х Х Х Х Х н L L L Buffer Х н Х Х Х AI to B н L L Flip-flop Х н L Н Х Х Х Х Latch Х Х н Х L L L L B to AO Buffer Х Х L Н Х Н L L Х Х Х н н L L L B to AO Flip-flop Х Х L Н L н Х Н Н Х Х Х Н Х L L B to AO Latch Н Х Н Х Х Н Х L Х Х Х L L Н L Н AI to AO Buffer н Х Н Х Х L L н Х Х н L Х L н Н AI to AO Flip-flop н н Х Х н н Х L Н L Х Х Х н Х Н AI to AO Latch Х Х Н Х н н Х н Transparent with н Н L Х Х Х L Х AI to B, B to AO feedback path

#### FUNCTION/MODE

**Function Tables** 

#### ENABLE/DISABLE

	INPUTS	OUT	PUTS	
OEBA	OEAB	OEAB	AO	В
L	Х	Х	Z	
н	Х	Х	Active	
х	L	L		Z
х	L	Н		Z
х	Н	L		Active
х	Н	Н		Z

#### BUFFER

INPUT	OUTPUT
L	L
Н	Н

LATCH				
INPU				
CLK/LE	DATA	001701		
Н	L	L		
Н	н	Н		
L	Х	Q <sub>0</sub>		



SN74GTLP22034 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

#### **Function Tables (Continued)**

#### LOOPBACK

LOOPBACK	Q†
L	B port
Н	Point P <sup>‡</sup>

<sup>†</sup>Q is the input to the B-to-A

logic element.

<sup>‡</sup> P is the output of the A-to-B logic element (see functional block diagram).

SELECT

INP	UTS	SELECTED LOGIC
MODE1	MODE0	ELEMENT
L	L	Buffer
L	Н	Flip-flop
Н	Х	Latch

#### FLIP-FLOP

INPU	TS	
CLK/LE	DATA	001F01
L	Х	Q <sub>0</sub>
Ŷ	L	L
Ŷ	н	Н

#### **B-PORT EDGE-RATE CONTROL (ERC)**

INPUT ERC	OUTPUT B-PORT
LOGIC LEVEL	EDGE RATE
Н	Slow
L	Fast



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### functional block diagram



Pin numbers shown are for the DGG and DGV packages.



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub> Input voltage range, V <sub>I</sub> (see Note 1): AI port, ERC, and control inputs B port and V <sub>REF</sub>	0.5 V to 4.6 V 0.5 V to 7 V 0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$	
(see Note 1): AO port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I <sub>O</sub> : AO port	24 mA
B port	200 mA
Current into any A-port output in the high state, I <sub>O</sub> (see Note 2)	24 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	
Package thermal impedance, $\theta_{1A}$ (see Note 3): DGG package	
	58°C/W
GQL package	42°C/W
Storage temperature range, T <sub>stg</sub>	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VII	GTLI	GTLP	1.35	1.5	1.65	v
Varr	Poforonco voltago	GTL	0.74	0.8	0.87	V
<sup>V</sup> REF	Reference voltage	GTLP	0.87	1	1.1	v
. V.	Input voltage	B port			$V_{TT}$	v
٧I	input voitage	Except B port and VREF		VCC	5.5	
	High-level input voltage	B port	V <sub>REF</sub> +0.05			v
VIН		Except B port	2			
	Low-level input voltage B port Except B port	B port			V <sub>REF</sub> -0.05	v
۷IL		Except B port			0.8	
IК	Input clamp current				-18	mA
ЮН	High-level output current	AO			-12	mA
lei		AO			12	<b>m</b> (
OL	Low-level output current	B port			100	IIIA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		20			μs/V
TA	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused control and B-port inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V<sub>CC</sub> = 3.3 V first, I/O second, and V<sub>CC</sub> = 3.3 V last, because the BIAS V<sub>CC</sub> precharge circuitry is disabled when any V<sub>CC</sub> pin is connected. The control and V<sub>REF</sub> inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable but, generally, GND is connected first.

6. V<sub>TT</sub> and R<sub>TT</sub> can be adjusted to accommodate backplane impedances if the dc recommended I<sub>OL</sub> ratings are not exceeded.

 V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is two-thirds V<sub>TT</sub>. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V<sub>TT</sub> > 0.7 V above V<sub>REF</sub>. If operated in the A-to-B direction, V<sub>REF</sub> should be set to within 0.6 V of V<sub>TT</sub> to minimize current drain.



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

## electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	түр†	MAX	UNIT	
VIK		V <sub>CC</sub> = 3.15 V,	lı = –18 mA			-1.2	V	
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = −100 μA	V <sub>CC</sub> -0.2				
VOH	AO	Voo - 3 15 V	I <sub>OH</sub> = -6 mA	2.4			V	
		VCC = 3.13 V	I <sub>OH</sub> = -12 mA	2				
		V <sub>CC</sub> = 3.15 V to 3.45 V,	l <sub>OL</sub> = 100 μA			0.2		
	AO	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 6 mA			0.55		
Vol			I <sub>OL</sub> = 12 mA			0.8	V	
VOL			I <sub>OL</sub> = 10 mA			0.2	v	
	B port	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 64 mA			0.4		
			I <sub>OL</sub> = 100 mA			0.55		
ı <sub>l</sub> ‡	AI and control inputs	V <sub>CC</sub> = 3.45 V,	$V_{I} = 0 \text{ or } 5.5 \text{ V}$			±10	μΑ	
. +	AO	V <sub>CC</sub> = 3.45 V,	$V_{O} = 0$ to 5.5 V			±10	۵	
IOZ+	B port	$V_{CC}$ = 3.45 V, $V_{REF}$ within 0.6 V of $V_{TT}$ ,	$V_{O}$ = 0 to 2.3 V			±10	μΑ	
		port $V_{CC} = 3.45 \text{ V}, \text{ I}_{O} = 0,$ V <sub>I</sub> (A-port or control input) = V <sub>CC</sub> or GND,	Outputs high			40	mA	
ICC	AO or B port		Outputs low			40		
		V <sub>I</sub> (B port) = V <sub>TT</sub> or GND	Outputs disabled			40		
∆I <sub>CC</sub> §		$V_{CC}$ = 3.45 V, One AI or control input at $V_{CC}$ Other AI or control inputs at $V_{CC}$ or GND	<u>c</u> – 0.6 V,			1.5	mA	
C.	AI	$-V_{I} = 3.15 V \text{ or } 0$			3.5	4.5	рF	
	Control inputs				3.5	5.5		
Co	AO	V <sub>O</sub> = 3.15 V or 0			5	6	pF	
C <sub>io</sub>	B port	V <sub>O</sub> = 1.5 V or 0			8.5	10	pF	

<sup>†</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

<sup>‡</sup> For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.

#### hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MAX	UNIT
loff	$V_{CC} = 0,$	$V_{I} \text{ or } V_{O} = 0 \text{ to } 5.5 \text{ V}$			10	μA
IOZPU	$V_{CC} = 0$ to 1.5 V,	$V_{O}$ = 0.5 V to 3 V,	$OEBA = V_{CC}$		±30	μA
IOZPD	V <sub>CC</sub> = 1.5 V to 0,	$V_{O} = 0.5 V$ to 3 V,	$OEBA = V_{CC}$		±30	μA

#### live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS			MAX	UNIT
loff	$V_{CC} = 0,$	BIAS $V_{CC} = 0$ ,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 1.5 \text{ V}$		10	μΑ
IOZPU	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$ , $V_O = 0.5$ V to 1	$1.5 \text{ V}, \overline{\text{OEAB}} = 0 \text{ and OEAB} = \text{V}_{\text{CC}}$		±30	μA
IOZPD	$V_{CC} = 1.5 V \text{ to } 0,$	BIAS $V_{CC} = 0$ , $V_O = 0.5$ V to 1	$1.5 \text{ V}, \overline{\text{OEAB}} = 0 \text{ and OEAB} = \text{V}_{\text{CC}}$		±30	μA
ICC	V <sub>CC</sub> = 0 to 3.15 V	$P(A \in V) = -2.15 V(to 2.45 V)$	$V_{e}$ (P port) - 0 to 1 5 V		5	mA
(BIAS V <sub>CC</sub> )	$V_{CC}$ = 3.15 V to 3.45 V	BIAS VCC = 3.15 V 10 3.45 V,	VO(B poin) = 0 to 1.5 V		10	μA
VO	$V_{CC} = 0,$	BIAS $V_{CC}$ = 3.3 V,	IO = 0	0.95	1.05	V
lo	$V_{CC} = 0,$	BIAS V <sub>CC</sub> = 3.15 V to 3.45 V,	V <sub>O</sub> (B port) = 0.6 V	-1		μA



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

## timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT
fclock	Clock frequency			175	MHz
tw	Pulse duration	CLKAB/LEAB or CLKBA/LEBA	2.8		ns
		AI before CLKAB↑	1.1		
	Setup time	Al before CLKBA↑	1.4		
		B before CLKBA↑	1.3		ns
<sup>t</sup> su		Al before LEAB↓	1.3		
		Al before LEBA↓	2.1		
		B before LEBA↓	2.2		
		AI after CLKAB↑	0.3		
t <sub>h</sub> I	Hold time	Al after CLKBA↑	0.2		
		B after CLKBA↑	0.2		ns
		Al after LEAB↓	0.3		
		Al after LEBA↓	0		
		B after LEBA↓	0		



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

switching characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{TT}$  = 1.5 V and  $V_{REF}$  = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN	τυρ‡ ΜΑΧ	UNIT
fmax				175		MHz
<sup>t</sup> PLH	AI	_		3	7.1	
<sup>t</sup> PHL	(buffer)	В	Slow	3	7	ns
<sup>t</sup> PLH	AI	_		2	5.6	
<sup>t</sup> PHL	(buffer)	В	Fast	2	5.7	115
<sup>t</sup> PLH	В	40		1	5.8	200
<sup>t</sup> PHL	(buffer)	AO	_	1	5.2	115
<sup>t</sup> PLH	LEAB		Claur	4.2	8.5	20
<sup>t</sup> PHL	(latch mode)	В	Slow	3.2	7.3	115
<sup>t</sup> PLH	LEAB		Fast	3.2	7.1	ne
<sup>t</sup> PHL	(latch mode)	В	Fast	2.8	6.3	115
<sup>t</sup> PLH	LEAB	10		2	6.9	ne
<sup>t</sup> PHL	(latch mode)	AO	_	1.8	6.1	113
<sup>t</sup> PLH	LEBA	40		1	5.6	ns
<sup>t</sup> PHL	(latch mode)	70	_	1	5	
<sup>t</sup> PLH	OEAR	P	Slow	3.8	7.5	ne
<sup>t</sup> PHL	ULAB	D	SIOW	3.1	7	115
<sup>t</sup> PLH		Foot	2.5	6	ns	
<sup>t</sup> PHL	OEAD	В	1 851	2.5	6	110
<sup>t</sup> PLH		B	Slow	3.5	7.5	ns
<sup>t</sup> PHL	OLAB	В	3100	3	7.2	110
<sup>t</sup> PLH		B	Fact	2.5	6	ns
<sup>t</sup> PHL	OEAB	В	Fasi	2.5	6	110
<sup>t</sup> PZH	OFBA	AO	_	1	5.3	ns
<sup>t</sup> PZL	028/(	///		1	4.2	110
<sup>t</sup> PHZ	ОЕВА	AO	_	1	5.5	ns
<sup>t</sup> PLZ				1	5.2	
<sup>t</sup> PLH	CLKAB	в	Slow	4.4	8.6	ns
<sup>t</sup> PHL	(flip-flop mode)		0.011	3.6	8	
<sup>t</sup> PLH	CLKAB	в	Fast	3.2	7.1	ns
<sup>t</sup> PHL	(flip-flop mode)		1 401	3.1	6.8	
<sup>t</sup> PLH	CLKAB	AO	_	2	7.5	ns
<sup>t</sup> PHL	(flip-flop mode)			1.8	7	
<sup>t</sup> PLH	CLKBA	AO	_	1	6	ns
<sup>t</sup> PHL	(flip-flop mode)			1	5.6	
<sup>t</sup> PLH	OMODE	В	Slow	3.8	8.7	ns
<sup>t</sup> PHL		D	0.011	3.2	8.2	
<sup>t</sup> PLH	OMODE	B	Fast	2.7	7	ns
<sup>t</sup> PHL				2.7	7	-
<sup>t</sup> PLH	IMODE	AO	_	1	6	ns
<sup>t</sup> PHL				1	5.1	

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}C$ .



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (see Figure 1) (continued)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	MIN	түр‡	МАХ	UNIT	
<sup>t</sup> PLH		40		2.5		6.1	-	
<sup>t</sup> PHL	LOOPBACK	AU	-	2		5.1	ns	
<sup>t</sup> PLH	AI	40		1		5.7	20	
<sup>t</sup> PHL	(loopback high)	AU	-	1		5.4	115	
	Pico timo R port outpute (20	Slow		2.8		ns		
tr			Fast		1.5			
	Rise time, AO (10% to 90%)				5.5			
	Fall time, B-port outputs (80% to 20%) Fall time, AO (90% to 10%)		Slow		3			
tf			Fast		1.8		ns	
					4.5			

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C.

## skew characteristics over recommended ranges of supply voltage and operating free-air temperature (see Figure 1)§

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	ΜΙΝ ΤΥΡ‡	МАХ	UNIT
<sup>t</sup> sk(LH) <sup>¶</sup>	A1	В	Slow	0.5	1	
<sup>t</sup> sk(HL) <sup>¶</sup>			300	0.5	1	115
t <sub>sk(LH)</sub> ¶	Δι	в	Fast	0.4	0.9	ns
t <sub>sk(HL)</sub> ¶				0.4	0.9	115
<sup>t</sup> sk(LH) <sup>¶</sup>	CLKAB/LEAB	B	Slow	0.5	1	ne
t <sub>sk(HL)</sub> ¶		b	CIOW	0.5	1	113
<sup>t</sup> sk(LH) <sup>¶</sup>	CLKAB/LEAB	в	Fast	0.4	0.9	ns
t <sub>sk(HL)</sub> ¶	OEKAD/EEAD			0.4	0.9	115
	AI	В	Slow	1.4	2	
+¶	74		Fast	0.6	1.4	20
'SK(t) "		P	Slow	1.8	2.5	115
		6	Fast	0.9	1.8	

<sup>†</sup> Slow (ERC = L) and Fast (ERC = H)

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3$  V,  $T_A = 25^{\circ}$ C.

SActual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.

If  $t_{sk(LH)}/t_{sk(HL)}$  and  $t_{sk(t)}$  – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V<sub>CC</sub> and temperature and apply to any outputs switching in the same direction either high to low [ $t_{sk(HL)}$ ] or low to high [ $t_{sk(LH)}$ ] or in opposite directions, both low to high and high to low [ $t_{sk(t)}$ ].



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR  $\approx$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , t<sub>f</sub>  $\approx$  2 ns, t<sub>f</sub>  $\approx$  2 ns.

D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES355C - JUNE 2001 - REVISED SEPTEMBER 2001

#### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.



Figure 2. High-Drive Test Backplane



Figure 3. High-Drive RLC Network



## SN74GTLP22034 8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH SCES355C – JUNE 2001 – REVISED SEPTEMBER 2001

## switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE <sup>†</sup>	түр‡	UNIT
<sup>t</sup> PLH	AI	5		5.7	
<sup>t</sup> PHL	(buffer)	В	Slow	5.2	ns
tPLH	AI	P	Fast	3.7	2
<sup>t</sup> PHL	(buffer)	В	Fast	4.1	115
t <sub>PLH</sub>	LEAB	р	Clow	5.9	26
<sup>t</sup> PHL	(latch mode)	В	510W	5.7	115
<sup>t</sup> PLH	LEAB	D. Fast	Foot	4.8	ns
<sup>t</sup> PHL	(latch mode)	D	Fasi	4.8	113
<sup>t</sup> PLH	CLKAB	P	Slow	5.7	ne
<sup>t</sup> PHL	(flip-flop mode)	D	310W	6.4	113
<sup>t</sup> PLH	CLKAB	CLKAB		4.7	ns
<sup>t</sup> PHL	(flip-flop mode)	D	Fasi	5.2	113
<sup>t</sup> PLH	OMODE	P	Claur	5.4	ns
<sup>t</sup> PHL	OMODE	В	310W	6	110
<sup>t</sup> PLH	OMODE	P	Foot	4.5	ne
<sup>t</sup> PHL	OMODE	D	Fasi	4.9	113
t.	Rise time B-port outputs (20%	( to 80%)	Slow	2	ne
۲			Fast	1.1	115
tr	Fall time B-port outputs (80%	to 20%)	Slow	3.3	ns
۱f		10 20 /0)	Fast	2.3	115

<sup>†</sup>Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C. All values are derived from TI-SPICE models.



## **MECHANICAL DATA**

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

#### DGV (R-PDSO-G\*\*)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-225 variation BA.

D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



## **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

#### DGG (R-PDSO-G\*\*)

#### PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated