

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

## **3.3 V 1:2 AnyLevel<sup>TM</sup> Input** to LVDS Fanout Buffer / Translator


The NB4N11S is a differential 1:2 Clock or Data Receiver and will accept AnyLevel<sup>TM</sup> input signals: LVPECL, CML, LVCMOS, LVTTL, or LVDS. These signals will be translated to LVDS and two identical copies of Clock or Data will be distributed, operating up to 2.0 GHz or 2.5 Gb/s, respectively. As such, the NB4N11S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.

The NB4N11S has a wide input common mode range from GND + 50 mV to  $V_{CC}$  – 50 mV. Combined with the 50  $\Omega$  internal termination resistors at the inputs, the NB4N11S is ideal for translating a variety of differential or single–ended Clock or Data signals to 350 mV typical LVDS output levels.

The NB4N11S is functionally equivalent to the EP11, LVEP11, SG11 or 7L11M devices and is offered in a small 3 mm X 3 mm 16–QFN package. Application notes, models, and support documentation are available at <u>www.onsemi.com</u>.

## Features


- Maximum Input Clock Frequency > 2.0 GHz
- Maximum Input Data Rate > 2.5 Gb/s
- 1 ps Maximum of RMS Clock Jitter
- Typically 10 ps of Data Dependent Jitter
- 380 ps Typical Propagation Delay
- 120 ps Typical Rise and Fall Times
- Functionally Compatible with Existing 3.3 V LVEL, LVEP, EP, and SG Devices





## **ON Semiconductor®**

http://onsemi.com



W = Work Week

\*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Logic Diagram

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Figure 3. NB4N11S Pinout, 16-pin QFN (Top View)

#### Table 1. PIN DESCRIPTION

Pin	Name	I/O	Description
1	Q0	LVDS Output	Non–inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.
2	Q0	LVDS Output	Inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.
3	Q1	LVDS Output	Non–inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.
4	Q1	LVDS Output	Inverted D output. Typically loaded with 100 $\Omega$ receiver termination resistor across differential pair.
5	V <sub>CC</sub>	-	Positive Supply Voltage.
6	NC		No Connect.
7	V <sub>EE</sub>		Negative Supply Voltage.
8	V <sub>EE</sub>		Negative Supply Voltage.
9	$\overline{V_{TD}}$	-	Internal 50 $\Omega$ termination pin for $\overline{D}$ .
10	D	LVPECL, CML, LVDS, LVCMOS, LVTTL	Inverted Differential Clock/Data Input (Note 1).
11	D	LVPECL, CML, LVDS, LVCMOS, LVTTL	Non-inverted Differential Clock/Data Input (Note 1).
12	V <sub>TD</sub>	-	Internal 50 $\Omega$ termination pin for $\overline{D}$ .
13	V <sub>CC</sub>	-	Positive Supply Voltage.
14	V <sub>CC</sub>	-	Positive Supply Voltage.
15	V <sub>CC</sub>	-	Positive Supply Voltage.
16	V <sub>CC</sub>	-	Positive Supply Voltage.
EP			Exposed pad. The exposed pad (EP) on the package bottom must be attached to a heat–sinking conduit. The exposed pad may only be electrically connected to $V_{\mbox{\scriptsize EE}}.$

 In the differential configuration when the input termination pins(VTD0/VTD0, VTD1/ VTD1) are connected to a common termination voltage or left open, and if no signal is applied on D0/D0, D1/D1 input, then the device will be susceptible to self-oscillation.

## **Table 2. ATTRIBUTES**

Charac	Value	
Moisture Sensitivity (Note 2)	Level 1	
Flammability Rating	UL 94 V-0 @ 0.125 in	
ESD Protection	Human Body Model Machine Model Charged Device Model	> 2 kV > 200 V > 1 kV
Transistor Count		225
Meets or exceeds JEDEC Spe	c EIA/JESD78 IC Latchup Test	

2. For additional information, see Application Note AND8003/D.

## Table 3. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V <sub>CC</sub>	Positive Power Supply	GND = 0 V		3.8	V
V <sub>IN</sub>	Positive Input	GND = 0 V	$V_{IN} \leq V_{CC}$	3.8	V
I <sub>IN</sub>	Input Current Through $R_T$ (50 $\Omega$ Resistor)	Static Surge		35 70	mA mA
()		$Q \text{ or } \overline{Q} \text{ to } GND$ $Q \text{ to } \overline{Q}$	Continuous Continuous	12 24	mA
T <sub>A</sub>	Operating Temperature Range	QFN-16		-40 to +85	°C
T <sub>stg</sub>	Storage Temperature Range			-65 to +150	°C
$\theta_{JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	41.6 35.2	°C/W °C/W
$\theta_{\text{JC}}$	Thermal Resistance (Junction-to-Case)	1S2P (Note 3)	QFN–16	4.0	°C/W
T <sub>sol</sub>	Wave Solder Pb Pb-Free	<3 Sec @ 248°C <3 Sec @ 260°C		265 265	°C

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
JEDEC standard multilayer board – 1S2P (1 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 4. DC CHARACTERISTICS	, CLOCK INPUTS, LVE	<b>DS OUTPUTS</b> $V_{CC} = 3.0$ V to	3.6 V, GND = 0 V, $T_A = -40^{\circ}C$ to +85°C
-----------------------------	---------------------	---------------------------------------	---

Symbol	Characteristic	Min	Тур	Мах	Unit
I <sub>CC</sub>	Power Supply Current (Note 8)		35	50	mA
DIFFERE	NTIAL INPUTS DRIVEN SINGLE-ENDED (Figures 11, 12, 16, and 18)				
V <sub>th</sub>	Input Threshold Reference Voltage Range (Note 7)	GND +100		V <sub>CC</sub> – 100	mV
V <sub>IH</sub>	Single-ended Input HIGH Voltage	V <sub>th</sub> + 100		V <sub>CC</sub>	mV
V <sub>IL</sub>	Single-ended Input LOW Voltage	GND		V <sub>th</sub> – 100	mV
DIFFERE	NTIAL INPUTS DRIVEN DIFFERENTIALLY (Figures 7, 8, 9, 10, 17, and 19)				
V <sub>IHD</sub>	Differential Input HIGH Voltage	100		V <sub>CC</sub>	mV
V <sub>ILD</sub>	Differential Input LOW Voltage	GND		V <sub>CC</sub> – 100	mV
V <sub>CMR</sub>	Input Common Mode Range (Differential Configuration)	GND + 50		V <sub>CC</sub> – 50	mV
V <sub>ID</sub>	Differential Input Voltage (V <sub>IHD</sub> – V <sub>ILD</sub> )	100		V <sub>CC</sub>	mV
R <sub>TIN</sub>	Internal Input Termination Resistor	40	50	60	Ω
LVDS OU	TPUTS (Note 4)				•
V <sub>OD</sub>	Differential Output Voltage	250		450	mV
				05	

100					
$\Delta V_{OD}$ Change in Magnitude of $V_{OD}$ for Complimentary Output States (Note 9)		0	1	25	mV
V <sub>OS</sub>	Offset Voltage (Figure 15)	1125		1375	mV
$\Delta V_{OS}$	Change in Magnitude of $V_{OS}$ for Complimentary Output States (Note 9)	0	1	25	mV
V <sub>OH</sub>	Output HIGH Voltage (Note 5)		1425	1600	mV
V <sub>OL</sub>	Output LOW Voltage (Note 6)	900	1075		mV

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

4. LVDS outputs require 100  $\Omega$  receiver termination resistor between differential pair. See Figure 14.

4. EVDS outputs require 100 to receive termination resistor between differential pair. See Figure 14. 5.  $V_{OL}max = V_{OS}max + \frac{1}{2} V_{OD}max$ . 6.  $V_{OL}max = V_{OS}min - \frac{1}{2} V_{OD}max$ . 7.  $V_{th}$  is applied to the complementary input when operating in single–ended mode. 8. Input termination pins open, D/D at the DC level within  $V_{CMR}$  and output pins loaded with  $R_L = 100 \Omega$  across differential. 9. Parameter guaranteed by design verification not tested in production.

			-40°C		25°C		85°C				
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
V <sub>OUTPP</sub>	$\begin{array}{l} \mbox{Output Voltage Amplitude (@ V_{INPPmin})} f_{in} \leq 1.0 \mbox{ GHz} \\ \mbox{(Figure 4)} & f_{in} = 1.5 \mbox{ GHz} \\ f_{in} = 2.0 \mbox{ GHz} \end{array}$	220 200 170	350 300 270		250 200 170	350 300 270		250 200 170	350 300 270		mV
f <sub>DATA</sub>	Maximum Operating Data Rate	1.5	2.5		1.5	2.5		1.5	2.5		Gb/s
t <sub>PLH</sub> , t <sub>PHL</sub>	Differential Input to Differential Output Propagation Delay	270	370	470	270	370	470	270	370	470	ps
t <sub>SKEW</sub>	Duty Cycle Skew (Note 11) Within Device Skew (Note 16) Device-to-Device Skew (Note 15)		8 5 30	45 25 100		8 5 30	45 25 100		8 5 30	45 25 100	ps
<sup>t</sup> JITTER	$\begin{array}{ll} \text{RMS Random Clock Jitter (Note 13)} & f_{in} = 1.0 \text{ GHz} \\ f_{in} = 1.5 \text{ GHz} \\ \text{Deterministic Jitter (Note 14)} & f_{\text{DATA}} = 622 \text{ Mb/s} \\ f_{\text{DATA}} = 1.5 \text{ Gb/s} \\ f_{\text{DATA}} = 2.488 \text{ Gb/s} \\ \end{array}$		0.5 0.5 6 7 10	1 1 20 20		0.5 0.5 6 7 10	1 1 20 20		0.5 0.5 6 7 10	1 1 20 20	ps
V <sub>INPP</sub>	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 12)	100		V <sub>CC</sub> - GND	100		V <sub>CC</sub> - GND	100		V <sub>CC</sub> – GND	mV
t <sub>r</sub> t <sub>f</sub>	Output Rise/Fall Times @ 250 MHz Q, Q (20% – 80%)	70	120	170	70	120	170	70	120	170	ps

#### Table 5. AC CHARACTERISTICS $V_{CC} = 3.0 \text{ V}$ to 3.6 V, GND = 0 V; (Note 10)

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

10. Measured by forcing V<sub>INPPmin</sub> with 50% duty cycle clock source and V<sub>CC</sub> – 1400 mV offset. All loading with an external R<sub>L</sub> = 100  $\Omega$  across "D" and "D" of the receiver. Input edge rates 150 ps (20%–80%).

11. See Figure 13 differential measurement of t<sub>skew</sub> = |t<sub>PLH</sub> - t<sub>PHL</sub>| for a nominal 50% differential clock input waveform @ 250 MHz.


12. Input voltage swing is a single-ended measurement operating in differential mode.


13. RMS jitter with 50% Duty Cycle clock signal at 750 MHz.

14. Deterministic jitter with input NRZ data at PRBS  $2^{23}$ -1 and K28.5.

15. Skew is measured between outputs under identical transition @ 250 MHz.

16. The worst case condition between  $Q0/\overline{Q0}$  and  $Q1/\overline{Q1}$  from either  $D0/\overline{D0}$  or  $D1/\overline{D1}$ , when both outputs have the same transition.










Figure 5. Typical Output Waveform at 2.488 Gb/s with PRBS  $2^{23-1}$  and OC48 mask (V<sub>INPP</sub> = 100 mV; Input Signal DDJ = 14 ps)




Figure 6. Input Structure




Figure 7. LVPECL Interface




Figure 8. LVDS Interface




Figure 9. Standard 50  $\Omega$  Load CML Interface




Figure 11. LVCMOS Interface






Figure 10. HSTL Interface






 $^{*}\text{R}_{\text{TIN}}\text{,}$  Internal Input Termination Resistor.













Figure 14. Typical LVDS Termination for Output Driver and Device Evaluation












Figure 17. Differential Inputs Driven Differentially




Figure 18. V<sub>th</sub> Diagram




Figure 19. V<sub>CMR</sub> Diagram

## **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NB4N11SMNG	QFN–16, 3 X 3 mm (Pb–Free)	123 Units / Rail
NB4N11SMNR2G	QFN–16, 3 X 3 mm (Pb–Free)	3000 / Tape & Reel


†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

16 PIN QFN CASE 485G–01 ISSUE B


> SEATING PLANE

C



SIDE VIEW

Δ1




NOTES: 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

- ASME Y14.5M, 1994. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. DIMENSION & APPLIES TO PLATED
- TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL. 4. COPLANARITY APPLIES TO THE EXPOSED
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
   Lmax CONDITION CAN NOT VIOLATE 0.2 MM
- 5. L<sub>max</sub> CONDITION CAN NOT VIOLATE 0.2 MM MINIMUM SPACING BETWEEN LEAD TIP AND FLAG

	MILLIMETERS				
DIM	MIN	MAX			
Α	0.80	1.00			
A1	0.00	0.05			
A3	0.20	REF			
b	0.18	0.30			
D	3.00 BSC				
D2	1.65	1.85			
Е	3.00	BSC			
E2	1.65	1.85			
е	0.50	BSC			
κ	0.20				
L	0.30	0.50			

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use porty to all paplicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.