

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".

SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

- Member of the Texas Instruments Widebus+[™] Family
- TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OECTM Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (-24 mA/24 mA)

- Variable Edge-Rate Control (ERC) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II

description

The SN74GTLPH3245 is a high-drive, 32-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as four 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 Ω .

GTLP is the Texas Instruments (TITM) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH3245 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2$ V and $V_{REF} = 0.8$ V) or GTLP ($V_{TT} = 1.5$ V and $V_{REF} = 1$ V) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using I_{off} , power-up 3-state, and BIAS V_{CC} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS V_{CC} circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between GND and V_{CC} adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry is provided to hold unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI, TI-OPC, and Widebus+ are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2002, Texas Instruments Incorporated

SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

description (continued)

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



terminal assignments

	1	2	3	4	5	6
Α	1A3	1A2	1A1	1B1	1B2	1B3
в	GND	1A4	1DIR	1OE	1B4	GND
С	1A6	1A5	GND	GND	1B5	1B6
D	1A8	1A7	1VCC	1VCC	1B7	1B8
Е	1ERC	GND	GND	GND	1BIAS V _{CC}	1V _{REF}
F	2A2	2A1	GND	GND	2B1	2B2
G	2A4	2A3	1V _{CC}	1V _{CC}	2B3	2B4
н	GND	2A5	GND	GND	2B5	GND
J	2A6	2A7	2A8	2B8	2B7	2B6
к	NC	3A1	2DIR	2OE	3B1	NC
L	3A3	3A2	3DIR	3OE	3B2	3B3
м	GND	3A4	GND	GND	3B4	GND
Ν	3A6	3A5	2VCC	2VCC	3B5	3B6
Р	3A8	3A7	GND	GND	3B7	3B8
R	2ERC	GND	GND	GND	2BIAS V_{CC}	2V _{REF}
т	4A2	4A1	2V _{CC}	2V _{CC}	4B1	4B2
U	4A4	4A3	GND	GND	4B3	4B4
V	GND	4A5	4A8	4B8	4B5	GND
w	4A6	4A7	4DIR	40E	4B7	4B6
	NC No into	rnal aannaati				

NC – No internal connection

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	LFBGA – GKF	Tape and reel	SN74GTLPH3245GKFR	GM45	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



functional description

The SN74GTLPH3245 is a high-drive (100 mA), 32-bit bus transceiver partitioned in four 8-bit segments and is designed for asynchronous communication between data buses. The device transmits data from the A port to the B port or from the B port to the A port, depending on the logic level at the direction-control (DIR) input. \overline{OE} can be used to disable the device so the buses are effectively isolated. Data polarity is noninverting.

For A-to-B data flow, when \overline{OE} is low and DIR is high, the B outputs take on the logic value of the A inputs. When \overline{OE} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to that of A to B, except \overline{OE} and DIR are low.

Function Tables

CONTROL								
INP	UTS	OUTPUT	MODE					
OE	DIR	001201	WODE					
н	Х	Z	Isolation					
L	L	B data to A port						
L	Н	A data to B port	True transparent					

OUTPUT CONTROL


B-PORT EDGE-RATE CONTROL (ERC)

INPU	JT ERC	OUTPUT	
LOGIC LEVEL	NOMINAL VOLTAGE	B-PORT EDGE RATE	
L	GND	Slow	
Н	VCC	Fast	



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

logic diagram (positive logic)[†]




To Seven Other Channels

 $^{\dagger}\,\text{IV}_{CC}$ and 1BIAS V_{CC} are associated with these channels.



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

logic diagram (positive logic) (continued)[†]



 $^{\dagger}\,^{2}\text{V}_{CC}$ and 2BIAS V_{CC} are associated with these channels.



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage range, V _{CC} and BIAS V _{CC} Input voltage range, V _I (see Note 1): A port, ERC, and control inputs B port and V _{RFF}	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	48 mA
B port	200 mA
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I_{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 3)	
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. This current flows only when the output is in the high state and $V_O > V_{CC}$.

3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\ <i>I</i>		GTL	1.14	1.2	1.26	v
VTT	Termination voltage	GTLP	1.35	1.5	1.65	v
V _{REF}	Reference voltage	GTL	0.74	0.8	0.87	V
	Reference voltage	GTLP	0.87	1	1.1	v
VI	lanut voltogo	B port			VTT	V
	Input voltage	Except B port		Vcc	5.5	v
VIH	High-level input voltage	B port	V _{REF} +0.05			
		ERC	VCC-0.6	VCC	5.5	V
		Except B port and ERC	2			
	Low-level input voltage	B port			V _{REF} -0.05	
VIL		ERC		GND	0.6	V
		Except B port and ERC			0.8	
IIK	Input clamp current				-18	mA
ЮН	High-level output current	A port			-24	mA
1		A port			24	~^^
IOL	Low-level output current	B port			100	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled			10	ns/V
$\Delta t / \Delta V_{CC}$	Power-up ramp rate	-	20			μs/V
T _A	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.

6. VTT and RTT can be adjusted to accommodate backplane impedances if the dc recommended IOL ratings are not exceeded.

 V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYPŤ	МАХ	UNIT
VIK		V _{CC} = 3.15 V,	lj = –18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = –100 μA	V _{CC} -0.2).2		
Vон	A port	V _{CC} = 3.15 V	I _{OH} = -12 mA	2.4			V
			I _{OH} = -24 mA	2			
		V _{CC} = 3.15 V to 3.45 V,	I _{OL} = 100 μA			0.2	
	A port	V	I _{OL} = 12 mA			0.4	
\/		V _{CC} = 3.15 V	I _{OL} = 24 mA			0.5	V
VOL			I _{OL} = 10 mA			0.2	v
	B port	V _{CC} = 3.15 V	I _{OL} = 64 mA			0.4	
			I _{OL} = 100 mA			0.55	
	A-port and		$V_{I} = 0 \text{ or } V_{CC}$			±10	-
ı _l ‡	control inputs	V _{CC} = 3.45 V	V _I = 5.5 V			±20	
	B port		V _I = 0 to 1.5 V			±10	
IBHL§	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μA
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μΑ
IBHLO [#]	A port	V _{CC} = 3.45 V,	$V_{I} = 0$ to V_{CC}	500			μΑ
Івнно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μA
		$V_{CC} = 3.45 \text{ V}, \text{ I}_{O} = 0,$	Outputs high			80	
ICC	A or B port	V_{I} (A-port or control input) = V_{CC} or GND,	Outputs low			80	mA
		VI (B port) = VTT or GND	Outputs disabled			80	
ΔlCC×		V_{CC} = 3.45 V, One A-port or control input at V_{CC} – 0.6 V, Other A-port or control inputs at V_{CC} or GND				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5	pF
0	A port	V _O = 3.15 V or 0			6.5	7.5	
C _{io}	B port	V _O = 1.5 V or 0			9.5	11	pF

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25° C.

[‡] For I/O ports, the parameter I₁ includes the off-state output leakage current.

§ The bus-hold circuit can sink at least the minimum low sustaining current at VILmax. IBHL should be measured after lowering VIN to GND and then raising it to VILmax.

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC and then lowering it to VIHmin.

#An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

* This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
loff	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	V_{I} or V_{O} = 0 to 5.5 V		10	μA
IOZPU	$V_{CC} = 0$ to 1.5 V,	V_{O} = 0.5 V to 3 V,	OE = 0		±30	μA
IOZPD	V _{CC} = 1.5 V to 0,	V_{O} = 0.5 V to 3 V,	<u>OE</u> = 0		±30	μΑ



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS				MAX	UNIT
l _{off}	$V_{CC} = 0,$	BIAS $V_{CC} = 0$,	$V_{I} \text{ or } V_{O} = 0 \text{ to } 1.5 \text{ V}$		10	μΑ
IOZPU	$V_{CC} = 0$ to 1.5 V,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 V$ to 1.5 V, $\overline{OE} = 0$		±30	μA
IOZPD	V _{CC} = 1.5 V to 0,	BIAS $V_{CC} = 0$,	$V_{O} = 0.5 V$ to 1.5 V, $\overline{OE} = 0$		±30	μA
	V _{CC} = 0 to 3.15 V	BIAS V _{CC} = 3.15 V to 3.45 V,	V_{0} (P part) – 0 to 1.5 V		5	mA
ICC (BIAS VCC)	$V_{CC} = 3.15 \text{ V} \text{ to } 3.45 \text{ V}$	BIAS VCC = 3.15 V t0 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μΑ
VO	$V_{CC} = 0,$	BIAS V_{CC} = 3.3 V,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0,$	BIAS V _{CC} = 3.15 V to 3.45 V,	V _O (B port) = 0.6 V	-1		μΑ


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	MIN	түр‡	МАХ	UNIT	
^t PLH	А	В	Slow	3.9		7.2		
^t PHL	A	D	310W	3.1		8.4	ns	
^t PLH	А	В	Fast	2.6		5.7	ns	
^t PHL	A	в	rasi	2.1		5.8	115	
t _{en}	ŌĒ	В	Slow	4.1		7.3		
^t dis	UE	в	310W	4		9.4	ns	
t _{en}	ŌĒ	В	Fast	2.9		5.9	ns	
^t dis	UE			4		6.9		
+	Rise time, B outp	ute (20% to 80%)	Slow	3		ns		
t _r	Kise tille, b oup		Fast	1.5			115	
+/	Fall time. B outpu	Fall time, B outputs (80% to 20%)		4				
tf			Fast	2.5 n		ns		
^t PLH	В	٨		0.5		6.7		
^t PHL	6	A		1.2		4.5	ns	
^t en	ŌĒ	А		1.1		6.3		
^t dis	UE	~		1.7		5.1	ns	

[†] Slow (ERC = GND) and Fast (ERC = V_{CC}) [‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



SCES291D – OCTOBER 1999 – REVISED FEBRUARY 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_O = 50 Ω , t_f \approx 2 ns, t_f \approx 2 ns. D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



SCES291D - OCTOBER 1999 - REVISED FEBRUARY 2002

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 2. High-Drive Test Backplane

Figure 3. High-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT} = 1.5$ V and $V_{REF} = 1$ V for GTLP (see Figure 3)

		• •	,			
PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE [†]	TYP‡	UNIT	
^t PLH	٨	В	Slow	4.9		
^t PHL	A	A B	310W	4.9	ns	
^t PLH	А	В	Fast	3.7	ns	
^t PHL	A	в	T dSt	3.7	115	
t _{en}	OE	В	Slow	5.1	ns	
^t dis	UE	в	Slow	5.4	115	
t _{en}	OE	В	Fast	4.1	20	
^t dis	ÛE	D	Fasi	4.1	ns	
+	Pice time. P oute	$u_{10}(200\% to 900\%)$	Slow	2	ns	
t _r	Rise time, B outputs (20% to 80%)		Fast	1.2	115	
+-	Foll time. P outpu	rta (90% to 20%)	Slow 2			
tf	Fall time, B outpu	JIS (00% IU 20%)	Fast	1.8	ns	


[†]Slow ($\overline{\text{ERC}} = \text{GND}$) and Fast ($\overline{\text{ERC}} = \text{V}_{\text{CC}}$)

[‡] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.





PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Falls within JEDEC MO-205 variation DC.

D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2004, Texas Instruments Incorporated