
# 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

SCES356C - JUNE 2001 - REVISED FERUARY 2003



### ORDERING INFORMATION

TA	PACK	AGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74GTLPH1627DGGR	GTLPH1627

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.



SCES356C - JUNE 2001 - REVISED FERUARY 2003

### description (continued)

The SN74GTLPH1627 is a high-drive, 18-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent and latched modes of data transfer. Additionally, with the use of the clock-mode select (CMS) input, the device can be used in source-synchronous and clock-synchronous applications. Source-synchronous applications require the skew between the clock output and data output to be minimized for optimum maximum-frequency system performance. In order to reduce this skew, a flexible setup time adjustment (FSTA) feature is incorporated into the device that sets a predetermined delay between the clock and data. The CMS and direction (DIR) inputs control the mode of the device. The system clock (SYSCLK) and CLKOUT pins are LVTTL compatible, while the source synchronous I/O is GTLP compatible. The benefits include compensation for output-to-output skew coming from the driver itself, and compensation for process skew if more than one driver is used. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes, with equivalent load impedance down to 11  $\Omega$ .

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification for the SN74GTLPH1627 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ( $V_{TT} = 1.2 \text{ V}$  and  $V_{REF} = 0.8 \text{ V}$ ) or GTLP ( $V_{TT} = 1.5 \text{ V}$  and  $V_{REF} = 1 \text{ V}$ ) signal levels. For information on using GTLP devices in FB+/BTL applications, refer to TI application reports, *Texas Instruments GTLP Frequently Asked Questions*, literature number SCEA019, and *GTLP in BTL Applications*, literature number SCEA017.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V<sub>REF</sub> is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using  $I_{\rm off}$ , power-up 3-state, and BIAS  $V_{\rm CC}$ . The  $I_{\rm off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS  $V_{\rm CC}$  circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC). Changing the ERC input voltage between low and high adjusts the B-port output rise and fall times. This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When  $V_{CC}$  is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable ( $\overline{OE}$ ) input should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



### functional description

The SN74GTLPH1627 is a high-drive (100 mA), 18-bit bus transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent or latched modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

**Table 1. SN74GTLPH1627 Bus Transceiver Replacement Functions** 

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT			
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863			
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825			
Latched transceiver	'543			'16543	'16472			
Latch	'373, '573	'843	'841	'16373	'16843			
SN74G	SN74GTI PH1627 bus transceiver replaces all above functions							


Additionally, the device allows for conversion of the system clock (SYSCLK) to GTLP signal levels (SSCLK) and LVTTL signal levels (CLKOUT). It also provides conversion of a GTLP source-synchronous clock to LVTTL signal levels (CLKOUT).

The device allows for conversion of the LVTTL system clock (SYSCLK) to GTLP (SSCLK) and LVTTL (CLKOUT) signal levels when used as the transmitter and GTLP source-synchronous clock (SSCLK) to LVTTL (CLKOUT) signal levels when used as the receiver in source-synchronous applications. Source-synchronous operation removes time-of-flight restrictions and allows for increased data throughput. CMS is used to switch between system-synchronous mode and clock-synchronous mode. The clock output-enable (CKOE) input is used to switch between latched and transparent mode.

Data flow in each direction is controlled by  $\overline{\text{CKOE}}$ , clock (SYSCLK or SSCLK), direction (DIR), and  $\overline{\text{OE}}$ .  $\overline{\text{OE}}$  controls the 18 bits of data. The CLKOUT/SSCLK buffered clock path for the A-to-B and B-to-A directions is controlled by  $\overline{\text{CKOE}}$ . In the data isolation mode ( $\overline{\text{OE}}$  high,  $\overline{\text{CKOE}}$  low), A data may be stored in one register and/or B data may be stored in the other register.



# logic diagram (positive logic)





# SN74GTLPH1627 18-BIT LVTTL-TO-GTLP BUS TRANSCEIVER WITH SOURCE SYNCHRONOUS CLOCK OUTPUTS SCES356C – JUNE 2001 – REVISED FERUARY 2003

### **Function Tables**

### A-TO-B DIRECTION

INPUTS							OUTPUTS		MODE		
CKOE	OE	CMS	DIR	SYSCLK	Α	SSCLK	CLKOUT	В	MIODE		
L	L	Х	L	H or L	Χ	SYSCLK	SYSCLK	B <sub>0</sub>	Latched storage of A		
L	L	Х	L	1	L	SYSCLK	SYSCLK	L	Clocked storage of A	Source synchronous	
L	L	Х	L	1	Н	SYSCLK	SYSCLK	Н	Clocked Storage of A	Synonionous	
L	Н	Х	L	Х	Χ	SYSCLK	SYSCLK	Z	Data isolation		
Н	L	Х	L	Х	L	Z	Z	L	Transparent transr	ningion of A	
Н	L	Χ	L	Χ	Н	Z	Z	Н	rransparent transi	HISSION OF A	
Н	Н	Х	Х	Х	Χ	Z	Z	Z	Isolation		
L	Н	Н	Х	1	Х	SYSCLK	SYSCLK	Z	Transmit SVSSI K		
L	Н	Н	Χ	H or L	Χ	SYSCLK	SYSCLK	Z	Transmit SYSCLK		

### **B-TO-A DIRECTION**

			INPUT	rs			OUTPUTS			MODE		
CKOE	ΟE	CMS	DIR	SYSCLK	SSCLK	В	SSCLK	CLKOUT	Α	MODE		
L	L	L	Н	Х	H or L	Х	Input	SSCLK	A <sub>0</sub>	Latched storage of B		
L	L	L	Н	Х	1	L	Input	SSCLK	L	Clocked storage of B	Source synchronous	
L	L	L	Н	Χ	1	Н	Input	SSCLK	Н	Clocked Storage of B	Syrioriionous	
L	Н	L	Н	Х	Χ	Х	Input	SSCLK	Z	Data isolation		
L	L	Н	Н	H or L	Output	Х	SYSCLK	SYSCLK	A <sub>0</sub>	Latched storage of B		
L	L	Н	Н	1	Output	L	SYSCLK	SYSCLK	L	Clocked storage of B	Clock synchronous	
L	L	Н	Н	$\uparrow$	Output	Н	SYSCLK	SYSCLK	Н	Clocked Storage of B	Syrioriionous	
L	Н	Н	Н	Х	Output	Х	SYSCLK	SYSCLK	Z	Data isola	tion	
Н	L	Х	Н	Х	Output	L	Z	Z	L	Transparent transp	mission of D	
Н	L	Χ	Н	Χ	Output	Н	Z	Z	Н	Transparent transr	HISSION OF B	
Н	Н	Х	Х	Х	Output	Х	Z	Z	Z	Isolation		
L	Н	L	Х	Х	1	Χ	Input	SSCLK	Z	D : 00014		
L	Н	L	Χ	Х	H or L	Χ	Input	SSCLK	Z	Receive SS	OLK	

### **OUTPUT EDGE-RATE CONTROL (ERC)**

INPUT ERC LOGIC LEVEL	OUTPUT B-PORT EDGE RATE
H	Slow
L	Fast



SCES356C - JUNE 2001 - REVISED FERUARY 2003

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range, V <sub>CC</sub> and BIAS V <sub>CC</sub>	0.5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1): A-port and control inputs	$-0.5$ V to 7 V
B port and V <sub>REF</sub>	0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	$-0.5\ V$ to $7\ V$
B port	$\dots$ –0.5 V to 4.6 V
Current into any output in the low state, I <sub>O</sub> : A port	48 mA
B port	200 mA
Current into any A-port output in the high state, I <sub>O</sub> (see Note 2)	48 mA
Continuous current through each V <sub>CC</sub> or GND	±100 mA
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 3)	55°C/W
Storage temperature range, T <sub>stq</sub>	65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
  - 2. This current flows only when the output is in the high state and  $V_O > V_{CC}$ .
  - 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES356C - JUNE 2001 - REVISED FERUARY 2003

### recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT	
V <sub>CC</sub> , BIAS V <sub>CC</sub>	Supply voltage		3.15	3.3	3.45	V	
\/	Taracination valte an	GTL	1.14	1.2	1.26	V	
VTT	Termination voltage	GTLP	1.35	1.5	1.65	l <sup>v</sup>	
\/	Deference voltage	GTL	0.74	0.8	0.87	V	
VREF	Reference voltage	GTLP	0.87	1	1.1		
\ /	land delta a	B port and SSCLK			VTT	V	
	Input voltage	Except B port and SSCLK		Vcc	5.5	l <sup>v</sup>	
VIH	High level innertuality	B port and SSCLK	V <sub>REF</sub> +0.05			V	
	High-level input voltage	Except B port and SSCLK	2			V	
\ /	I am lavel in the sales as	B port and SSCLK			V <sub>REF</sub> -0.05	V	
VIL	Low-level input voltage	Except B port and SSCLK			0.8	l <sup>v</sup>	
lıK	Input clamp current	-			-18	mA	
lOH	High-level output current	A port and CLKOUT			-24	mA	
	I am land and and an extend	A port and CLKOUT			24	A	
	Low-level output current	B port and SSCLK			100	mA	
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V	
Δt/ΔVCC	Power-up ramp rate	-	20			μs/V	
TA	Operating free-air temperature		-40		85	°C	

NOTES: 4. All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V<sub>CC</sub> = 3.3 V first, I/O second, and V<sub>CC</sub> = 3.3 V last, because the BIAS V<sub>CC</sub> precharge circuitry is disabled when any V<sub>CC</sub> pin is connected. The control and V<sub>REF</sub> inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V<sub>TT</sub> and R<sub>TT</sub> can be adjusted to accommodate backplane impedances if the dc recommended I<sub>OL</sub> ratings are not exceeded.
- V<sub>REF</sub> can be adjusted to optimize noise margins, but normally is two-thirds V<sub>TT</sub>. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V<sub>TT</sub> > 0.7 V above V<sub>REF</sub>. If operated in the A-to-B direction, V<sub>REF</sub> should be set to within 0.6 V of V<sub>TT</sub> to minimize current drain.



SCES356C - JUNE 2001 - REVISED FERUARY 2003

# electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

P/	ARAMETER	TEST CONDITIONS		MIN	TYP <sup>†</sup>	MAX	UNIT
VIK		V <sub>CC</sub> = 3.15 V,	I <sub>I</sub> = -18 mA			-1.2	V
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2			
Vон	A port and CLKOUT	V 245 V	I <sub>OH</sub> = -12 mA	2.4			V
	CEROOT	V <sub>CC</sub> = 3.15 V	I <sub>OH</sub> = -24 mA	2			
		V <sub>CC</sub> = 3.15 V to 3.45 V,	I <sub>OL</sub> = 100 μA			0.2	
	A port and CLKOUT	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 12 mA			0.4	
	CEROOT	vCC = 3.15 v	I <sub>OL</sub> = 24 mA			0.5	
VOL		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2	V
	B port and SSCLK		I <sub>OL</sub> = 10 mA			0.2	
	b port and SSCEN	V <sub>CC</sub> = 3.15 V	I <sub>OL</sub> = 64 mA			0.4	
			I <sub>OL</sub> = 100 mA			0.55	
ΙĮ	SYSCLK and control inputs	V <sub>CC</sub> = 3.45 V,	V <sub>I</sub> = 0 to 5.5 V			±10	μΑ
lozu‡	B port and SSCLK	$V_{CC} = 3.45 \text{ V}, V_{REF} \text{ within } 0.6 \text{ V of } V_{TT},$	V <sub>O</sub> = 0 to 2.3 V			±10	
lOZ+	CLKOUT	V <sub>CC</sub> = 3.45 V,	V <sub>O</sub> = 0 to 5.5 V			±10	μΑ
I <sub>OZH</sub> ‡	A port	V <sub>CC</sub> = 3.45 V,	VO = VCC			10	μΑ
l <sub>OZL</sub> ‡	A port	V <sub>CC</sub> = 3.45 V,	V <sub>O</sub> = GND			-10	μΑ
I <sub>BHL</sub> §	A port	V <sub>CC</sub> = 3.15 V,	V <sub>I</sub> = 0.8 V	75			μΑ
IBHH¶	A port	$V_{CC} = 3.15 \text{ V},$	V <sub>I</sub> = 2 V	<b>-</b> 75			μΑ
I <sub>BHLO</sub> #	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to $V_{CC}$	500			μΑ
I <sub>BHHO</sub>	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to $V_{CC}$	-500			μΑ
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			50	
ICC	A port, B port, or SSCLK	$V_I$ (A-port or control input) = $V_{CC}$ or GND,	Outputs low			50	mA
	COOLIN	$V_I$ (B port) = $V_{TT}$ or GND	Outputs disabled			50	
ΔlCC≉		$V_{CC}$ = 3.45 V, One A-port or control input at Other A-port or control inputs at $V_{CC}$ or GN				1.5	mA
0.	SYSCLK inputs	V <sub>I</sub> = 3.15 V or 0			4	5	
Ci	Control inputs	V <sub>I</sub> = 3.15 V or 0			3.5	5.5	pF
C.	A port	V <sub>O</sub> = 3.15 V or 0			7.5	9.5	nE.
C <sub>io</sub>	B port or SSCLK	V <sub>O</sub> = 1.5 V or 0			9.5	12	pF
Со	CLKOUT	V <sub>O</sub> = 3.15 V or 0			6	7.5	pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



For I/O ports, the parameter I<sub>I</sub> includes the off-state output leakage current.

<sup>§</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub>max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub>max.

<sup>¶</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub>min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub>min.

<sup>#</sup> An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

<sup>\*</sup>This is the increase in supply current for each input that is at the specified TTL voltage level, rather than V<sub>CC</sub> or GND.

SCES356C - JUNE 2001 - REVISED FERUARY 2003

## hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER		MIN	MAX	UNIT		
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 5.5 $V$		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	$V_0 = 0.5 \text{ V to 3 V},$	<del>OE</del> = 0		±30	μΑ

## live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l <sub>off</sub>	$V_{CC} = 0$ ,	BIAS $V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 1.5 $V$		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$ ,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS Voc)	V <sub>CC</sub> = 0 to 3.15 V	BIAS V <sub>CC</sub> = 3.15 V to 3.45 V,	V <sub>O</sub> (B port) = 0 to 1.5 V		5	mA
ICC (BIAS VCC)	V <sub>CC</sub> = 3.15 V to 3.45 V	BIAS VCC = 3.15 V to 3.45 V,	vO (в роп) = 0 to 1.5 v	10 ±30 ±30	μΑ	
VO	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.3 \text{ V}$ ,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0$ ,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$ ,	$V_O$ (B port) = 0.6 V	-1		μΑ

# timing requirements over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (unless otherwise noted)

			MIN	MAX	UNIT
f <sub>clock</sub>	Clock frequency			175	MHz
		SYSCLK (A to B) or (B to A) high or low	2.5		
		SYSCLK to CLKOUT high or low	2.8		
		SYSCLK to SSCLK (FSTA GND) high or low	2.8		
$t_{W}$	Pulse duration	SYSCLK to SSCLK (FSTA V <sub>CC</sub> ) high or low	2.3		ns
		SSCLK (B to A) high or low	2.8		
		SSCLK to CLKOUT high or low	2.8		
		CKOE (A to B) or (B to A) high	2.5	175 2.5 2.8 2.8 2.8 2.8 2.8 2.8 2.5 1.1 2.2 1.6 1.4 0.8 0.3 0.7 1.1 0	
		A before SYSCLK↑	1.1		
		B before SYSCLK↑	2.2		
t <sub>su</sub>	Setup time	B before SSCLK↑	1.6		ns
		A before CKOE↓	1.4		
		B before CKOE↓	0.8	175 2.5 2.8 2.8 2.8 2.8 2.8 2.8 2.8 2.5 1.1 2.2 1.6 1.4 0.8 0.3 0.7 1.1 0	
		A after SYSCLK↑	0.3		
		B after SYSCLK↑	0.7		
th	Hold time	B after SSCLK↑	1.1		ns
		A after CKOE↓	0		
		B after CKOE↓	0.7		

SCES356C - JUNE 2001 - REVISED FERUARY 2003

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $V_{TT}$ = 1.5 V and $V_{REF}$ = 1 V for GTLP (see Figure 1)

PARAMETER	СГОСК	FROM (INPUT)	TO (OUTPUT)	EDGE RATET	FSTA	MIN	түр‡	MAX	UNIT	
		A or B	B or A	-	_	175				
	CVCCLK	SYSCLK	CLKOUT	-	_	175				
4	SYSCLK	SYSCLK	SSCLK	-	GND	175			A41.1-	
fmax		SYSCLK	SSCLK	-	VCC	150			MHz	
l	SSCLK	В	А	-	-	175				
	SSCLK	SSCLK	CLKOUT	-	-	175				
	ı	A	В	Fast	-	2.3		6.2		
l I	ı		Ь	Slow	-	3		7.3		
l . [	ı	01/05	В	Fast	-	2.6		6	20	
<sup>t</sup> pd	ı	CKOE	Ь	Slow	_	3.1		7.6	ns	
	ı	SYSCLK	В	Fast	_	2.6		6		
	1	STOCER	В	Slow	_	3		7.1	7.1	
t <sub>en</sub>		OE	OF B	Fast	_	2.3		5.1	ns	
	1	OE .	В	rasi	_	2.7		5.5	115	
t <sub>en</sub>	_	<u></u>	OE B	Slow	_	2.9		6	ns	
<sup>t</sup> dis	_	OE	В	Slow	_	3.6		6.6	113	
<b>+</b>	_	Rise time, B and	SSCLK outputs	Fast	_	1.1			ns	
t <sub>r</sub>	_	(20% to	(20% to 80%)		_	2.1			115	
t <sub>f</sub>		Fall time, B and		Fast	_	1.8			ns	
ነ		(80% to	20%)	Slow	_	2.4			115	
	ı	В	А	_	-	1.5		4.6		
	_	CKOE	Α	_	_	2.1		6		
l	-	SYSCLK	А	-	_	1.9		6		
<sup>t</sup> pd	-	SSCLK	А	-	-	2.3		6.6	ns	
l	-	SYSCLK	CLKOUT	-	-	3.3		8.3		
i		SSCLK	CLKOUT	-	-	3.7		9		
t <sub>en</sub>		<u> </u>	^			1.6		5		
<sup>t</sup> dis	_	ŌĒ	Α	_	_	2.1		6.4	ns	
t <sub>en</sub>		CKOE	CLKOLIT	ĺ		2		5.2		
<sup>t</sup> dis	_	CRUE	CLKOUT		_	2.4		6.1	ns	

<sup>†</sup> Slow (ERC = H) and Fast (ERC = L)

<sup>‡</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

SCES356C - JUNE 2001 - REVISED FERUARY 2003

skew characteristics over recommended ranges of supply voltage and operating free-air temperature,  $V_{REF}$  = 1 V (unless otherwise noted); standard lumped loads,  $C_L$  = 30 pF for B port (see Figure 1)<sup>†</sup>

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE‡	FSTA	TEST CONDITIONS	MIN	MAX	UNIT	
t <sub>sk(LH)</sub> §	SYSCLK	В	Fast –				0.5	ns	
t <sub>sk(HL)</sub> §		ļ , ,	1 431				0.5		
t <sub>sk(LH)</sub> §	SYSCLK	В	Slow	_			0.5	ns	
<sup>t</sup> sk(HL) <sup>§</sup>		_			V 0.45.V T 0500	2.0	0.5		
t <sub>sk(LH)</sub> §	SYSCLK	SSCLK + ΔB (see Figure 2)	Fast	GND	V <sub>CC</sub> = 3.15 V, T = 85°C	3.2	4.6	ns	
					V <sub>CC</sub> = 3.3 V, T = 25°C	2.9	4.3		
					V <sub>CC</sub> = 3.45 V, T = -40°C	2.8	4.1		
<sup>t</sup> sk(HL) <sup>§</sup>	SYSCLK	SSCLK + ΔB (see Figure 2)	Fast	GND	V <sub>CC</sub> = 3.15 V, T = 85°C	3.6	5	ns	
					V <sub>CC</sub> = 3.3 V, T = 25°C	3.4	4.8		
					$V_{CC} = 3.45 \text{ V, T} = -40^{\circ}\text{C}$	3.3	4.6		
e e	SYSCLK	SSCLK + ΔB (see Figure 2)	Slow	GND	V <sub>CC</sub> = 3.15 V, T = 85°C	3	4.6	ns	
t <sub>sk(LH)</sub> §					$V_{CC} = 3.3 \text{ V, T} = 25^{\circ}\text{C}$	2.6	4.3		
					$V_{CC} = 3.45 \text{ V}, T = -40^{\circ}\text{C}$	2.4	4		
c	SYSCLK	SSCLK + ∆B (see Figure 2)	Slow	GND	V <sub>CC</sub> = 3.15 V, T = 85°C	3.7	5.2	ns	
<sup>t</sup> sk(HL) <sup>§</sup>					V <sub>CC</sub> = 3.3 V, T = 25°C	3.6	5.1		
					$V_{CC} = 3.45 \text{ V, T} = -40^{\circ}\text{C}$	3.5	5		
0	SYSCLK	SSCLK + ΔB (see Figure 2)	Fast	Vcc	V <sub>CC</sub> = 3.15 V, T = 85°C	6.5	8.3	ns	
<sup>t</sup> sk(LH) <sup>§</sup>					V <sub>CC</sub> = 3.3 V, T = 25°C	6.3	8.2		
					$V_{CC} = 3.45 \text{ V}, T = -40^{\circ}\text{C}$	5.6	7.4		
<sup>t</sup> sk(HL) <sup>§</sup>	SYSCLK	SSCLK + ΔB (see Figure 2)	Fast	VCC	V <sub>CC</sub> = 3.15 V, T = 85°C	7	8.7	ns	
					$V_{CC} = 3.3 \text{ V}, T = 25^{\circ}\text{C}$	6.5	8.3		
					$V_{CC} = 3.45 \text{ V, T} = -40^{\circ}\text{C}$	6.2	8		
<sup>t</sup> sk(LH) <sup>§</sup>	SYSCLK	SSCLK + ∆B (see Figure 2)	Slow	Vcc	$V_{CC} = 3.15 \text{ V}, T = 85^{\circ}\text{C}$	6.4	8.3	ns	
					$V_{CC} = 3.3 \text{ V}, T = 25^{\circ}\text{C}$	5.9	7.7		
					$V_{CC} = 3.45 \text{ V}, T = -40^{\circ}\text{C}$	5.5	7.4		
t <sub>sk(HL)</sub> §	SYSCLK	SSCLK + ∆B (see Figure 2)	Slow	Vcc	V <sub>CC</sub> = 3.15 V, T = 85°C	7.2	8.9	ns	
					V <sub>CC</sub> = 3.3 V, T = 25°C	6.8	8.6		
					V <sub>CC</sub> = 3.45 V, T = -40°C	6.6	8.3		
. 2	SYSCLK	В	Fast	_			1.4		
t <sub>sk(t)</sub> §			Slow	_			2	ns	
t <sub>sk(prLH)</sub> ¶	CACCIA	В	_	-			1.8	<b>⊣</b> ns	
t <sub>sk(prHL)</sub> ¶	SYSCLK						2.8		

<sup>†</sup> Actual skew values between the GTLP outputs could vary on the backplane due to the loading and impedance seen by the device.


<sup>1</sup> tsk(prLH) or tsk(prHL) – Part-to-part skew is designed as the absolute value of the difference between the actual propagation delay for all outputs from device to device. The parameter is specified for a specific worst-case VCC and temperature. Furthermore, these values are provided by SPICE simulations.



<sup>‡</sup> Slow (ERC = H) and Fast (ERC = L)

<sup>§</sup> t<sub>sk(LH)</sub>/t<sub>sk(HL)</sub> and t<sub>sk(t)</sub> – Output-to-output skew is defined as the absolute value of the difference between the actual propagation delay for all outputs with the same packaged device. The specifications are given for specific worst-case V<sub>CC</sub> and temperature. The specifications apply to any outputs switching in the same direction, either high to low [t<sub>sk(HL)</sub>], low to high [t<sub>sk(LH)</sub>] or in opposite directions, both low to high and high to low [t<sub>sk(t)</sub>].

### PARAMETER MEASUREMENT INFORMATION




- NOTES: A. C<sub>I</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. Load circuit for A outputs also is used for CLKOUT; load circuit for B outputs also is used for SSCLK.

Figure 1. Load Circuits and Voltage Waveforms



FSTA (Slow)



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

tsk(LH) FSTA (Fast)

tsk(LH) FSTA (Slow)

FSTA (Slow)

**SSCLK** 

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f \leq 2$  ns.

<sup>t</sup>sk(HL) FSTA (Fast)

tsk(HL) FSTA (Slow)

- C. The outputs are measured one at a time with one transition per measurement.
- D. Load circuit for B outputs also is used for SSCLK.

Figure 2. Load Circuit and SYSCLK to SSCLK + ∆B Skew Waveforms



### DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application is probably a distributed load. The physical representation is shown in Figure 3. This backplane, or distributed load, can be closely approximated to a resistor inductance capacitance (RLC) circuit, as shown in Figure 4. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer to better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.




Figure 3. High-Drive Test Backplane




Figure 4. High-Drive RLC Network

### switching characteristics over recommended operating conditions for the bus transceiver function (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	EDGE RATE†	FSTA	түр‡	UNIT
<sup>t</sup> PLH	A	В	Fast	ı	4.8	ns
<sup>t</sup> PHL			Fasi		4.2	
<sup>t</sup> PLH			Slow	ı	5.6	
<sup>t</sup> PHL					5.2	
<sup>t</sup> PLH	SYSCLK	В	Fast	-	4.9	ns
<sup>t</sup> PHL			rasi		4.5	
<sup>t</sup> PLH			Slow	-	5.5	
<sup>t</sup> PHL			Slow		5.2	
•	Rise time, B and	I SSCLK outputs	Fast	_	0.9	ns
t <sub>r</sub>	(20% t	0 80%)	Slow	_	1.3	
+.	Fall time, B and	SSCLK outputs	Fast	_	2.3	ns
tf	(80% t	o 20%)	Slow	_	2.7	

<sup>†</sup> Slow (ERC = H) and Fast (ERC = L)




<sup>‡</sup> All typical values are at  $V_{CC}$  = 3.3 V,  $T_A$  = 25°C. All values are derived from TI-SPICE models.

## DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated