阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任何异议请及时告之,我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。
- 4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

Read Statement

- 1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
- 2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
- 3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
- 4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

SCES347C - JANUARY 2001 - REVISED JANUARY 2002

DGG OR DGV PACKAGE

(TOP VIEW)

- Member of the Texas Instruments Widebus™ Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, and Clock-Enabled Mode
- TI-OPC[™] Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC[™] Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- GTLP Buffered CLKAB Signal (CLKOUT)
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)
- LVTTL Outputs (-24 mA/24 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- I_{off}, Power-Up 3-State, and BIAS V_{CC} Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed V_{CC} and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

56 CEAB OEAB [LEAB 2 55 CLKAB A1 🛮 3 54 B1 GND Π4 53 **∏** GND A2 🛮 5 52 B2 A3 🛮 6 51 **∏** B3 50 BIAS V_{CC} V_{CC} **∐**7 A4 🛮 8 49**∏** B4 A5 🛮 9 48**∏** B5 47 B6 A6 10 GND [] 11 46 GND А7 Г 45 **∏** B7 12 44**∏** B8 A8 🛮 13 А9 П 14 43**∏** B9 А10 Г 42 **∏** B10 15 A11 116 41 **∏** B11 A12 **∏**17 40 **∏** B12 GND [39 **∏** GND 18 A13 **∏**19 38 **∏** B13 A14 120 37 B14 A15 121 36 **∏** B15 V_{CC} 422 35 V_{RFF} A16 **[**] 23 34 **∏** B16 A17 **1**24 33 **∏** B17 GND 125 32 GND CLKIN 26 31 CLKOUT OEBA [27 30 CLKBA 29 CEBA LEBA [] 28

description

The SN74GTLPH16916 is a medium-drive, 17-bit UBT™ transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer. Additionally, it provides for a copy of CLKAB at GTLP signal levels (CLKOUT) and conversion of a GTLP clock to LVTTL logic levels (CLKIN). The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC™ circuitry, and TI-OPC™ circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 Ω.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

OEC, TI-OPC, UBT, and Widebus are trademarks of Texas Instruments.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

description (continued)

GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16916 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL ($V_{TT} = 1.2 \text{ V}$ and $V_{REF} = 0.8 \text{ V}$) or GTLP ($V_{TT} = 1.5 \text{ V}$ and $V_{REF} = 1 \text{ V}$) signal levels.

Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. V_{REF} is the B-port differential input reference voltage.

This device is fully specified for live-insertion applications using $I_{\rm off}$, power-up 3-state, and BIAS $V_{\rm CC}$. The $I_{\rm off}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS $V_{\rm CC}$ circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.

This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.

Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

When V_{CC} is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (\overline{OE}) input should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
40°C to 95°C	TSSOP – DGG	Tape and reel	SN74GTLPH16916GR	GTLPH16916
_40°C to 85°C	TVSOP – DGV	Tape and reel	SN74GTLPH16916VR	GL916

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design quidelines are available at www.ti.com/sc/package.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

functional description

The SN74GTLPH16916 is a medium-drive (50 mA), 17-bit UBT transceiver containing D-type latches and D-type flip-flops for data-path operation in transparent, latched, clocked, or clock-enabled modes and can replace any of the functions shown in Table 1. Data polarity is noninverting.

Table 1. SN74GTLPH16916 UBT™ Transceiver Replacement Functions

FUNCTION	8 BIT	9 BIT	10 BIT	16 BIT	18 BIT				
Transceiver	'245, '623, '645	'863	'861	'16245, '16623	'16863				
Buffer/driver	'241, '244, '541		'827	'16241, '16244, '16541	'16825				
Latched transceiver	'543			'16543	'16472				
Latch	'373, '573	'843	'841	'16373	'16843				
Registered transceiver	'646, '652			'16646, '16652	'16474				
Flip-flop	'374, '574		'821	'16374					
Standard UBT					'16500, '16501				
Universal bus driver					'16835				
Registered transceiver with clock enable	'2952			'16470, '16952					
Flip-flop with clock enable	'377	'823			'16823				
Standard UBT with clock enable					'16600, '16601				
SN74GTLPH	SN74GTLPH16916 UBT transceiver replaces all above functions								

Additionally, the SN74GTLPH16916 allows for transparent conversion of CLKAB-to-GTLP signal levels (CLKOUT) and CLKOUT-to-LVTTL logic levels (CLKIN).

Data flow in each direction is controlled by clock enables (\overline{CEAB} and \overline{CEBA}), latch enables (LEAB and LEBA), clock (CLKAB and CLKBA), and output enables (\overline{OEAB} and \overline{OEBA}). \overline{CEAB} and \overline{CEBA} enable all 17 bits, and \overline{OEAB} and \overline{OEBA} control the 17 bits of data and the CLKOUT/CLKIN buffered clock path for the A-to-B and B-to-A directions, respectively.

For A-to-B data flow when \overline{CEAB} is low, the device operates on the low-to-high transition of CLKAB for the flip-flop and on the high-to-low transition of LEAB for the latch path, i.e., if \overline{CEAB} and LEAB are low, the A data is latched regardless of the state of CLKAB (high or low) and, if LEAB is high, the device is in transparent mode. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

The data flow for B to A is similar to A to B, except CEBA, OEBA, LEBA, and CLKBA are used.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

Function Tables

OUTPUT ENABLE†

		INPUTS			OUTPUT	MODE
CEAB	OEAB	LEAB	CLKAB	Α	В	MODE
Х	Н	Х	Х	Χ	Z	Isolation
L	L	L	Н	Χ	В ₀ ‡ В ₀ §	Latabad storage of A data
L	L	L	L	Χ	В ₀ §	Latched storage of A data
Х	L	Н	Х	L	L	True transparent
Х	L	Н	Χ	Н	Н	True transparent
L	L	L	↑	L	L	Clasked storage of A data
L	L	L	↑	Н	Н	Clocked storage of A data
Н	L	L	Х	Χ	В ₀ §	Clock inhibit

[†] A-to-B data flow is shown. B-to-A data flow is similar, but uses CEBA, OEBA, LEBA, and CLKBA. The condition when OEAB and OEBA are both low at the same time is not recommended.

BUFFERED CLOCK

	IN	PUTS		OPERATION OR	MODE
CE	LE	OEAB	OEBA	FUNCTION	MODE
Х	Χ	Н	Н	Z	Isolation
Х	Χ	L	Н	CLKAB to CLKOUT	True delayed clock signal
Х	Χ	Н	L	CLKOUT to CLKIN	True delayed clock signal
Х	Х	L	L	CLKAB to CLKOUT, CLKOUT to CLKIN	True delayed clock signal with feedback path¶

This condition is not recommended.




[‡] Output level before the indicated steady-state input conditions were established, provided that CLKAB was high before LEAB went low

[§] Output level before the indicated steady-state input conditions were established

SCES347C - JANUARY 2001 - REVISED JANUARY 2002

logic diagram (positive logic)



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} and BIAS V _{CC}	
Input voltage range, V _I (see Note 1): A port and control inputs	–0.5 V to 7 V
B port and V _{REF}	–0.5 V to 4.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1): A port	–0.5 V to 7 V
B port	–0.5 V to 4.6 V
Current into any output in the low state, I _O : A port	
B port	100 mA
Current into any A port output in the high state, I _O (see Note 2)	48 mA
Continuous current through each V _{CC} or GND	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Package thermal impedance, θ _{JA} (see Note 3): DGG package	64°C/W
DGV package	
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

- 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

recommended operating conditions (see Notes 4 through 7)

			MIN	NOM	MAX	UNIT
V _{CC} , BIAS V _{CC}	Supply voltage		3.15	3.3	3.45	V
\/	Termination voltage	GTL	1.14	1.2	1.26	V
VTT	remination voltage	GTLP	1.35	1.5	1.65	V
V	Reference voltage	GTL	0.74	0.8	0.87	V
VREF	Reference voltage	GTLP	0.87	1	1.1	V
\/.	Input voltage	B port			V_{TT}	V
٧ _I	input voitage	Except B port		Vcc	5.5	V
V	High-level input voltage	B port	V _{REF} +0.05			V
VIH	nigii-level iliput voltage	Except B port	2			V
V	Low-level input voltage	B port			V _{REF} -0.05	V
VIL	Low-level input voltage	Except B port			0.8	V
lık	Input clamp current				-18	mA
loн	High-level output current	A port			-24	mA
la.	Low lovel cutout current	A port			24	mA
lOL	Low-level output current	B port			50	MA
Δt/Δν	Input transition rise or fall rate	Outputs enabled			10	ns/V
Δt/ΔV _{CC}	Power-up ramp rate		20			μs/V
TA	Operating free-air temperature		-40		85	°C

NOTES: 4. All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

- 5. Proper connection sequence for use of the B-port I/O precharge feature is GND and BIAS V_{CC} = 3.3 V first, I/O second, and V_{CC} = 3.3 V last, because the BIAS V_{CC} precharge circuitry is disabled when any V_{CC} pin is connected. The control and V_{REF} inputs can be connected anytime, but normally are connected during the I/O stage. If B-port precharge is not required, any connection sequence is acceptable, but generally, GND is connected first.
- 6. V_{TT} and R_{TT} can be adjusted to accommodate backplane impedances if the dc recommended I_{OL} ratings are not exceeded.
- V_{REF} can be adjusted to optimize noise margins, but normally is two-thirds V_{TT}. TI-OPC circuitry is enabled in the A-to-B direction and is activated when V_{TT} > 0.7 V above V_{REF}. If operated in the A-to-B direction, V_{REF} should be set to within 0.6 V of V_{TT} to minimize current drain.



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

electrical characteristics over recommended operating free-air temperature range for GTLP (unless otherwise noted)

F	PARAMETER	TEST CONDITIONS		MIN	TYP†	MAX	UNIT
VIK		V _{CC} = 3.15 V,	I _I = -18 mA			-1.2	V
		V _{CC} = 3.15 V to 3.45 V,	I _{OH} = -100 μA	V _{CC} -0.2			
Vон	A port	V _{CC} = 3.15 V	I _{OH} = -12 mA	2.4			V
		VCC = 3.15 V	I _{OH} = -24 mA	2			
		$V_{CC} = 3.15 \text{ V to } 3.45 \text{ V},$	I _{OL} = 100 μA			0.2	
	A port	V _{CC} = 3.15 V	I_{OL} = 12 mA			0.4	
		VCC = 3.13 V	$I_{OL} = 24 \text{ mA}$			0.5	
V _{OL}	V _{CC} = 3.15 V to 3.45 V,	$I_{OL} = 100 \mu\text{A}$			0.2	V	
	B nort		$I_{OL} = 10 \text{ mA}$			0.2	
	B port	V _{CC} = 3.15 V	$I_{OL} = 40 \text{ mA}$			0.4	
			$I_{OL} = 50 \text{ mA}$			0.55	
	A-port and		VI = 0 or VCC			±10	
I _I ‡	control inputs	V _{CC} = 3.45 V	V _I = 5.5 V			±20	μΑ
	B port		V _I = 0 to 1.5 V			±10	Η μ
IBHL§	A port	V _{CC} = 3.15 V,	V _I = 0.8 V	75			μΑ
I _{BHH} ¶	A port	V _{CC} = 3.15 V,	V _I = 2 V	-75			μΑ
I _{BHLO} #	A port	$V_{CC} = 3.45 \text{ V},$	$V_I = 0$ to V_{CC}	500			μΑ
Івнно	A port	V _{CC} = 3.45 V,	$V_I = 0$ to V_{CC}	-500			μΑ
		$V_{CC} = 3.45 \text{ V}, I_{O} = 0,$	Outputs high			50	
ICC	A or B port	V_I (A port or control input) = V_{CC} or GND,	Outputs low			50	mA
		V _I (B port) = V _{TT} or GND	Outputs disabled			50	
ΔlCC≉		V_{CC} = 3.45 V, One A-port or control input at Other A-port or control inputs at V_{CC} or GN				1.5	mA
Ci	Control inputs	V _I = 3.15 V or 0			4	5.5	pF
C.	A port	V _O = 3.15 V or 0			7	8.5	pF
C _{io}	B port or CLKOUT	V _O = 1.5 V or 0			8.5	9.5	þΓ
Со	CLKIN	V _O = 3.15 V or 0			6	6.5	pF

[†] All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

hot-insertion specifications for A port over recommended operating free-air temperature range

PARAMETER	TEST CONDITIONS			MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 5.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	$V_0 = 0.5 V \text{ to } 3 V,$	OE = 0		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to 0},$	$V_0 = 0.5 \text{ V to 3 V},$	OE = 0		±30	μΑ



For I/O ports, the parameter I_I includes the off-state output leakage current.

[§] The bus-hold circuit can sink at least the minimum low sustaining current at VIL max. IBHL should be measured after lowering VIN to GND and then raising it to V_{IL}max.

The bus-hold circuit can source at least the minimum high sustaining current at VIHmin. IBHH should be measured after raising VIN to VCC and then lowering it to VIHmin.

[#] An external driver must source at least IBHLO to switch this node from low to high.

An external driver must sink at least IBHHO to switch this node from high to low.

^{*}This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

SCES347C - JANUARY 2001 - REVISED JANUARY 2002

live-insertion specifications for B port over recommended operating free-air temperature range

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT
l _{off}	$V_{CC} = 0$,	BIAS $V_{CC} = 0$,	V_I or $V_O = 0$ to 1.5 V		10	μΑ
lozpu	$V_{CC} = 0 \text{ to } 1.5 \text{ V},$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
IOZPD	$V_{CC} = 1.5 \text{ V to } 0,$	BIAS $V_{CC} = 0$,	$V_0 = 0.5 \text{ V to } 1.5 \text{ V}, \overline{OE} = 0$		±30	μΑ
Ico (BIAS)/co)	$V_{CC} = 0 \text{ to } 3.15 \text{ V}$	BIAS V _{CC} = 3.15 V to 3.45 V,	\/a (P. nort) - 0 to 1 5 \/		5	mA
ICC (BIAS VCC)	V _{CC} = 3.15 V to 3.45 V	BIAS VCC = 3.15 V to 3.45 V,	V_O (B port) = 0 to 1.5 V		10	μΑ
Vo	$V_{CC} = 0$,	BIAS $V_{CC} = 3.3 \text{ V}$,	IO = 0	0.95	1.05	V
IO	$V_{CC} = 0$,	BIAS $V_{CC} = 3.15 \text{ V to } 3.45 \text{ V}$,	V _O (B port) = 0.6 V	-1	·	μΑ

timing requirements over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (unless otherwise noted)

				MIN	MAX	UNIT
f _{clock}	Clock frequency	CLKAB to B or CLKBA to A			175	MHz
	Dules duration	LEAB or LEBA high		2.8		
t _W	Pulse duration	CLKAB to B or CLKBA to A	High or low	2.8		ns
		A before CLKAB↑		1.8		
	B before CLKBA↑		1.5			
	Cation times	A before LEAB↓		1		
^t su	t _{su} Setup time	B before LEBA↓	B before LEBA↓			ns
		CEAB before CLKAB↑		1.5		
		CEBA before CLKBA↑		1.4		
		A after CLKAB↑		0.3		
		B after CLKBA↑		0.4		
4.	Hold Care	A after LEAB↓		1.1		
th	Hola time	B after LEBA↓		0.4		ns
		CEAB after CLKAB↑		1		
		CEBA after CLKBA↑		1		

SCES347C - JANUARY 2001 - REVISED JANUARY 2002


switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYPT MAX	UNIT
f _{max}	CLKAB or CLKBA	B or A	175		MHz
^t PLH	۵	В	2.1	6	
^t PHL	Α Α	D	2.1	6	ns
^t PLH	LEAB	В	2.2	6.3	
^t PHL	LEAD	D	2.2	6.3	ns
^t PLH	CLKAB	В	2.2	6.3	no
^t PHL	CLNAB	Ь	2.2	6.3	ns
^t PLH	CLKAB	CLKOUT	3.2	8	no
^t PHL	CLNAB	CLROUT	3.2	8	ns B
t _{en}	OFAR	B or CLKOUT	2.6	6.5	ns
t _{dis}	- OEAB	B OI CLROOT	2.6	6.1	115
t _r	Rise time, B outp	uts (20% to 80%)		2.4	ns
t _f	Fall time, B outpu	uts (80% to 20%)		2	ns
^t PLH	В	А	1.8	5.8	ns
^t PHL		^	1.8	5.8	115
^t PLH	LEBA	А	1.7	5.3	
t _{PHL}	LEBA	A	1.7	5.3	ns
^t PLH	CLKBA	А	1.8	5.7	ns
^t PHL	CLNBA	A	1.8	5.7	115
^t PLH	CLKOUT	CLKIN	2.5	6.5	ns
^t PHL		CLNIN	2.5	6.5	115
^t en	 OEBA	A or CLKIN	1.5	6.2	nc
^t dis] OLBA	A UI CLNIN	1.5	5.9	ns

 $[\]frac{1}{1}$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.



PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \approx 10 MHz, Z_{Ω} = 50 Ω , t_{f} \approx 2 ns, t_{f} \approx 2 ns.
 - $\ensuremath{\mathsf{D}}.$ The outputs are measured one at a time with one transition per measurement.


Figure 1. Load Circuits and Voltage Waveforms



SCES347C - JANUARY 2001 - REVISED JANUARY 2002

DISTRIBUTED-LOAD BACKPLANE SWITCHING CHARACTERISTICS

The preceding switching characteristics table shows the switching characteristics of the device into a lumped load (Figure 1). However, the designer's backplane application probably is a distributed load. The physical representation is shown in Figure 2. This backplane, or distributed load, can be approximated closely to a resistor inductance capacitance (RLC) circuit, as shown in Figure 3. This device has been designed for optimum performance in this RLC circuit. The following switching characteristics table shows the switching characteristics of the device into the RLC load, to help the designer better understand the performance of the GTLP device in this typical backplane. See www.ti.com/sc/gtlp for more information.






Figure 2. Medium-Drive Test Backplane

Figure 3. Medium-Drive RLC Network

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, V_{TT} = 1.5 V and V_{REF} = 1 V for GTLP (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	түр†	UNIT
^t PLH	А	В	4.5	nc
^t PHL	4	В	4.5	ns
^t PLH	LEAB	В	4.7	ns
^t PHL	LLAB	В	4.7	115
^t PLH	CLKAB	В	4.7	ns
^t PHL	CLAB	В	4.7	115
^t PLH	CLKAB	CLKOUT	6	ns
^t PHL	CLAB	CEROOT	6	115
t _{en}	OEAB	B or CLKOUT	4.8	ns
^t dis	OEAB	B of GEROOT	4.4	110
t _r	Rise time, B outputs (20% to 80%)			ns
t _f	Fall time, B outpu	uts (80% to 20%)	2.5	ns

[†] All typical values are at V_{CC} = 3.3 V, T_A = 25°C. All values are derived from TI-SPICE models.



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated