## 阅读申明

1．本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2．本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3．本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4．如需与我们联系，请发邮件到marketing＠iczoom．com，主题请标有＂数据手册＂字样。

## Read Statement

1．The datasheets and other product information on the site are all from network ref－ erence or other public materials，and the copyright belongs to the original author and original published source．If readers and copyright owners have any objections， please contact us and we will deal with it in a timely manner．

2．The Chinese datasheets provided on the website is a Chinese translation of the En－ glish datasheets．Its purpose is for reader＇s learning exchange only and do not in－ volve commercial purposes．The translation cannot be automatically updated with the original manuscript，and there may also be improper translations．Readers are advised to use the English manuscript as a reference for more accurate information．

3．All product information provided on the website refer to solutions from manufac－ turers＇technical support or users the contents may have differences in description， and readers are advised to take the original article as the standard．

4．If you have any questions，please contact us at marketing＠iczoom．com and mark the subject with＂Datasheets＂．

## LV8415CB

## Bi-CMOS integrated circuit

## Blurring correction driver IC for DSC H bridge $\times 2 \mathrm{ch}$ driver

## Overview

LV8415CB is blurring correction driver IC for DSC.

## Functions

- Actuator driver (saturation drive H bridge) $\times 2 \mathrm{ch}$
- Constant current hall bias circuit $\times 2$ ch
- With built-in for PWM signal generation logic circuit $\times 2 \mathrm{ch}$
- 8bitDAC for hall amplifier offset adjustment $\times 2$ ch
- Two systems in power supply ( $\mathrm{VM}_{\mathrm{M}}$ for actuator, $\mathrm{V}_{\mathrm{CC}}$ )
- With built-in low voltage malfunction prevention circuit
- Hall Amplifier $\times$ 2ch
- General-purpose amplifier $\times 2$ ch
- 8bitDAC for hall bias $\times 2$ ch
- Three line serial input
- With built-in thermal protection circuit


## Specifications

Maximum Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Supply voltage 1 | $\mathrm{V}_{\mathrm{M}}$ max |  | 6 | V |
| Supply voltage 2 | $\mathrm{V}_{\text {CC }}$ max |  | 6 | V |
| Output peak current | lo peak | OUT1 to 2 ( $\mathrm{t} \leq 10 \mathrm{msec}$, duty $\leq 20 \%$ ) | 600 | mA |
| Output current | $\mathrm{I}_{0}$ max | OUT1 to 2 | 350 | mA |
| Hall bias current | $\mathrm{I}_{\mathrm{HB}}$ max |  | 5 | mA |
| Allowable power dissipation | Pd max | On a specified board * | 1 | W |
| Operating temperature | Topr |  | -20 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | Tstg |  | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

* Specified board: $40.0 \mathrm{~mm} \times 50.0 \mathrm{~mm} \times 0.8 \mathrm{~mm}$, Four layers fiberglass epoxy circuit board.

Allowable Operating Ratings at $\mathrm{Ta}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Conditions | Ratings | Unit |
| :--- | :--- | :--- | :--- | :---: |
| Supply voltage range 1 | $\mathrm{V}_{\mathrm{M}}$ |  | 2.7 to 5.5 | V |
| Supply voltage range 2 | $\mathrm{V}_{\mathrm{CC}}$ |  | 2.7 to 5.5 | V |
| Logic input voltage | $\mathrm{V}_{\mathrm{IN}}$ |  | 0 to $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |

Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.
■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

LV8415CB
Electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5.0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Current consumption when standing by | ${ }^{\text {I CCO }}$ | ST = "L" |  |  | 1.0 | $\mu \mathrm{A}$ |
| VM current consumption | ${ }^{\prime} \mathrm{M}$ | $\mathrm{V}_{\mathrm{M}}=5.0 \mathrm{~V}, \mathrm{ST}=$ " $\mathrm{H}^{\prime}$, no load |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {CC }}$ current consumption | ${ }^{\text {ICC }}$ | ST = "H", no load |  | 2 | 3.2 | mA |
| $\mathrm{V}_{\text {CC }}$ low voltage cutting voltage | VTHVCC |  | 2.1 | 2.4 | 2.6 | V |
| Low voltage hysteresis voltage | VTHHYS |  | 100 | 150 | 200 | mV |
| Thermal shutdown temperature | TSD | Design guarantee | 155 | 175 | 195 | ${ }^{\circ} \mathrm{C}$ |
| Thermal hysteresis width | $\Delta T S D$ | Design guarantee | 15 | 35 | 55 | ${ }^{\circ} \mathrm{C}$ |
| H bridge output (OUT1-2) |  |  |  |  |  |  |
| Output on resistance | Ronu | $\mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}$, Upper-side on resistance |  | 0.7 | 0.98 | $\Omega$ |
|  | Rond | $\mathrm{I}_{\mathrm{O}}=100 \mathrm{~mA}$, Under-side on resistance |  | 0.5 | 0.7 | $\Omega$ |
| Output leakage current | Io leak |  |  |  | 1 | $\mu \mathrm{A}$ |
| Diode forward voltage | VD | $I D=-100 \mathrm{~mA}$ |  | 0.7 |  | V |
| Operational amplifier (OP-AMP1-4) |  |  |  |  |  |  |
| Input offset voltage | OP_VIO |  |  | $\pm 1$ | $\pm 5$ | mV |
| Input offset current | OP_IIO |  |  | $\pm 5$ | $\pm 50$ | nA |
| Input bias current | OP_IB |  |  | 30 | 250 | nA |
| Equal phase input voltage range | VICM |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| Equal phase signal removal ratio | CMR |  | 60 | 80 |  | dB |
| Large amplitude voltage range | VG | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega, \mathrm{VIN}=1 \mathrm{mV}$ (open loop gain) | 1 | 10 |  | $\mathrm{V} / \mathrm{mV}$ |
| Output voltage range | $\mathrm{V}_{\mathrm{O}} \mathrm{H}$ | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
|  | $\mathrm{V}_{\mathrm{O}} \mathrm{L}$ | $\mathrm{R}_{\mathrm{L}}=20 \mathrm{k} \Omega$ |  |  | 0.2 | V |
| Power supply change removal ratio | SVR |  | 65 | 85 |  | dB |
| Output current (sink/source) | OP_10 |  | 1 | 2 |  | mA |
| Hall bias (HB1-2) |  |  |  |  |  |  |
| Output current | IHB | $\mathrm{RHG}=1 \mathrm{k} \Omega$, VHBIN $=1.0 \mathrm{~V}$ | 0.95 | 1.00 | 1.05 | mA |
| Output saturation voltage | VSATHB | $\mathrm{l}_{\mathrm{HB}}=1 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  | V |
| Standard voltage |  |  |  |  |  |  |
| Standard voltage | VREF |  | 1.60 | 1.65 | 1.70 | V |
| Standard voltage load characteristic | VRref | ${ }^{\prime}$ REF $=100 \mu \mathrm{~A}$ | 1.60 | 1.65 | 1.70 | V |
| Internal CLK frequency for PWM drive |  |  |  |  |  |  |
| CLK frequency | Fclk |  | 13.5 | 15 | 17.25 | MHz |
| Control pin (ST, SCLK, DATA, STB) |  |  |  |  |  |  |
| Built-in pull-down resistance | Rin |  | 50 | 100 | 200 | $\mathrm{k} \Omega$ |
| Input current | ${ }_{1} \mathrm{~N}^{\text {L }}$ | $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$ |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | ${ }_{\text {IN }}{ }^{\text {H }}$ | $\mathrm{V}_{\text {IN }}=3.3 \mathrm{~V}$ | 20 | 33 | 50 | $\mu \mathrm{A}$ |
| Input "L" level voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ |  |  |  | 1.0 | V |
| Input "H" level voltage | $\mathrm{V}_{\text {IN }} \mathrm{H}$ |  | 2.5 |  |  | V |

## Package Dimensions

unit : mm (typ)
3397


## Pin Assignment



## Pin function

| Pin No. | Pin name | Pin function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { E2 } \\ & \text { E3 } \\ & \text { E4 } \\ & \text { E5 } \end{aligned}$ | ST <br> SCLK <br> DATA <br> STB | Input pin. <br> High level 2V to ( $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ ) <br> Low level 0 to $0.5 \mathrm{~V}\left(\mathrm{~V}_{\mathrm{CC}}=3.3 \mathrm{~V}\right)$ |  |
| $\begin{aligned} & \text { F1 } \\ & \text { F2 } \\ & \text { F4 } \\ & \text { F5 } \\ & \text { E1 } \\ & \text { F3 } \end{aligned}$ | OUT1A <br> OUT1B <br> OUT2A <br> OUT2B <br> VM <br> PGND | Output pin. (PWM output) VM : POWER - Power supply pin. PGND : POWER - GND pin. |  |
| $\begin{aligned} & \hline \text { D1 } \\ & \text { D6 } \end{aligned}$ | $V_{C C}$ SGND | Signal system power supply pin Signal system GND pin |  |
| $\begin{aligned} & \mathrm{C} 1 \\ & \mathrm{~B} 1 \\ & \mathrm{C} 6 \\ & \mathrm{~B} 6 \end{aligned}$ | HB1 <br> HGND1 <br> HB2 <br> HGND2 | HB1, 2 pin <br> Hall bias source pin HGND1, 2 pin Hall bias current setting pin |  |
| $\begin{aligned} & \text { A1 } \\ & \text { A2 } \\ & \text { A3 } \\ & \text { A6 } \\ & \text { A5 } \\ & \text { A4 } \end{aligned}$ | $\mathrm{V}_{\mathrm{IN}}+1$ <br> $\mathrm{V}_{\mathrm{IN}^{-1}} \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{IN}^{-1 B}}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{+2}$ <br> $\mathrm{V}_{\mathrm{IN}}-2 \mathrm{~A}$ <br> $\mathrm{V}_{\mathrm{IN}}-2 \mathrm{~B}$ | Hall amplifier input pin <br> $\mathrm{V}_{1 \mathrm{~N}^{+}}$Hall amplifier+ input pin <br> $\mathrm{V}_{\text {IN }}-\mathrm{A}$ Hall amplifier- input pin <br> $\mathrm{V}_{\mathrm{IN}}-\mathrm{B}$ LPF formation pin <br> (The filter is formed for the noise removal.) |  |
| $\begin{aligned} & \text { B3 } \\ & \text { B4 } \end{aligned}$ | VOUT1 VOUT2 | Hall amplifier output pin. <br> VOUT1 : Hall amplifier 1ch output pin. <br> VOUT2 : Hall amplifier 2ch output pin. |  |

Continued from preceding page.

| Pin No. | Pin name | Pin function | Equivalent Circuit |
| :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { D2 } \\ & \text { C2 } \\ & \text { D5 } \\ & \text { C5 } \end{aligned}$ | $\mathrm{V}_{1 \mathrm{~N}^{+3}}$ <br> $V_{1 N^{-3}}$ <br> $\mathrm{V}_{1 \mathrm{~N}^{+4}}$ <br> $\mathrm{V}_{\mathrm{IN}}{ }^{+4}$ | General purpose amplifier input pin. <br> $\mathrm{V}_{1 \mathrm{~N}}+3$ : 3ch general purpose amplifier+ input pin <br> $\mathrm{V}_{\mathrm{IN}^{-3}}$ : 3ch general purpose amplifier- input pin <br> $\mathrm{V}_{1 \mathrm{~N}}+4$ : 4ch general purpose amplifier+ input pin <br> $\mathrm{V}_{\mathrm{IN}}-4$ : 4ch general purpose amplifier- input pin |  |
| $\begin{aligned} & \text { B2 } \\ & \text { B5 } \end{aligned}$ | VOUT3 VOUT4 | General purpose amplifier output pin. <br> VOUT3 : 3ch general purpose amplifier output pin <br> VOUT4 : 4ch general purpose amplifier output pin |  |
| E6 | VREF | Internal standard voltage pin $\mathrm{V}_{\mathrm{CC}} / 2$ output |  |
| F6 | NC-TEST | N.C. pin <br> TEST pin <br> Please NC_TEST pin connect GND line. |  |

## Block Diagram



3 line serial communication electrical Characteristics at $\mathrm{Ta}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{M}}=5.0 \mathrm{~V}$

| Parameter | Symbol | Conditions | Ratings |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | min | typ | max |  |
| Serial data forwarding pin |  |  |  |  |  |  |
| Logic pin input current | $\mathrm{I}_{1 \times 2}$ | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ (SCLK, DATA, STB) |  |  | 1.0 | $\mu \mathrm{A}$ |
|  | ${ }_{\text {IN }}{ }^{\text {H }}$ | $\mathrm{V}_{\mathrm{IN}}=3.3 \mathrm{~V}$ (SCLK, DATA, STB) |  | 33 | 50 | V |
| Input "H" level voltage | $\mathrm{V}_{1 N^{\prime}} \mathrm{H}$ | SCLK, DATA, STB | 2.5 |  |  | V |
| Input "L" level voltage | $\mathrm{V}_{\text {IN }} \mathrm{L}$ | SCLK, DATA, STB |  |  | 1.0 | $\mu \mathrm{s}$ |
| Minimum SCLK "H" pulse width | $\mathrm{T}_{\text {SCH }}$ |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| Minimum SCLK "L" pulse width | $\mathrm{T}_{\text {SCL }}$ |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| STB regulation time | Tlat |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| Minimum STB pulse width | Tlatw |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| Data set-up time | Tds |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| Data hold time | Tdh |  | 0.1 |  |  | $\mu \mathrm{s}$ |
| maximum CLK frequency | Fclk |  |  |  | 4 | MHz |



Serial data timing condition
Serial data input timing chart


It inputs it from A0 in order of D11. The data transfer is done by the rising edge, and after all data transfers, the latch does all data to SCLK by the STB signal standing up. The STB signal accepts and the internal logic of IC doesn't accept the SCLK signal during " H ".

Serial logic map
PWMh - bridge relation serial map

| Input |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | Setting mode | Set content | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 | D8 | D9 | D10 | D11 |  |  |  |
| 0 | 0 | 0 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1ch PWM Duty set | 100\% | Reverse |
|  |  |  |  | * | * | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 511/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 510/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 2/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | $1 / 512 \times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0\% | Middle <br> point |
|  |  |  |  | * | * | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1/512 $\times 100 \%$ | Normal rotation |
|  |  |  |  | * | * | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 2/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 509/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 510/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 511/512 $\times 100 \%$ |  |
| 1 | 0 | 0 | 0 | * | * | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2ch PWM Duty set | 100\% | Reverse |
|  |  |  |  | * | * | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 511/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  | 510/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | 2/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |  | $1 / 512 \times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 0\% | Middle <br> point |
|  |  |  |  | * | * | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 1/512 $\times 100 \%$ | Normal rotation |
|  |  |  |  | * | * | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |  | 2/512 $\times 100 \%$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\ldots$ |  |
|  |  |  |  | * | * | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 509/512 $\times 100 \%$ |  |
|  |  |  |  | * | * | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | $510 / 512 \times 100 \%$ |  |
|  |  |  |  | * | * | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  | 511/512 $\times 100 \%$ |  |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * | 1ch hall bias set <br> (8bit DAC) | 0 V |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $1 / 255 \times$ VREF |  |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $2 / 255 \times$ VREF |  |
|  |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * |  | ... |  |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | 253/255 $\times$ VREF |  |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | 254/255 $\times$ VREF |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | VREF |  |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * | 2ch hall bias set <br> (8bit DAC) | 0V |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $1 / 255 \times$ VREF |  |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $2 / 255 \times$ VREF |  |
|  |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * |  | $\ldots$ |  |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | 253/255 $\times$ VREF |  |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $254 / 255 \times$ VREF |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | VREF |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * | 1ch hall amplifier offset adjustment (8bit DAC) | 0V |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $1 / 255 \times \mathrm{V}_{\text {CC }}$ |  |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $2 / 255 \times \mathrm{V}_{\text {CC }}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * |  | $\ldots$ |  |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $253 / 255 \times \mathrm{V}_{\text {CC }}$ |  |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $254 / 255 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $\mathrm{V}_{\mathrm{CC}}$ |  |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * | 2ch hall amplifier offset adjustment (8bit DAC) | 0V |  |
|  |  |  |  | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $1 / 255 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  |  |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | * | * | * | * |  | $2 / 255 \times \mathrm{V}_{\text {CC }}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  | * | * | * | * |  | ... |  |
|  |  |  |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $253 / 255 \times \mathrm{V}_{\text {CC }}$ |  |
|  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $254 / 255 \times \mathrm{V}_{\mathrm{CC}}$ |  |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | * | * | * | * |  | $\mathrm{V}_{\mathrm{CC}}$ |  |

The PWMh-bridge driver's ON/OFF operation is done with the ST pin.

Hall amplifier gain setting range
Hall amplifier relation serial map

| Input |  |  |  |  |  |  |  | Setting mode | Hall amplifier magnification <br> ()Inside: Resistance |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D0 | D1 | D2 | D3 |  |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1ch hall amplifier gain setting <br> ( " 3 " Resistance $\div$ " 2 " Resistance) | 10 (36k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 20 (72k/3.6k) |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 40 (144k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 50 (180k//3.6k) |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 60 (216k/3.6k) |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 70 (252k/3.6k) |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 90 (324k/3.6k) |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 100 (360k//3.6k) |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 110 (396k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 120 (432k//3.6K) |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 140 (504k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 150 (540k/3.6k) |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 160 (570k//3.6k) |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 170 (612k//3.6k) |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 190 (684k//3.6k) |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 200 (720k//3.6k) |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 2ch hall amplifier gain setting <br> ( " 3 " Resistance $\div$ " 2 " Resistance) | 10 (36k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 20 (72k/3.6k) |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 40 (144k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 50 (180k//3.6k) |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 60 (216k/3.6k) |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 70 (252k/3.6k) |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 90 (324k/3.6k) |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 100 (360k//3.6k) |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 110 (396k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 120 (432k//3.6K) |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 140 (504k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 150 ( $540 \mathrm{k} / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 160 (570k//3.6k) |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 170 (612k/3.6k) |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 190 (684k//3.6k) |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 200 (720k//3.6k) |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1ch hall amplifier offset resistance / input resistance <br> (" 1 " Resistance $\div$ " 2 " Resistance) | 10 (36k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 20 (72k//3.6k) |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 40 (144k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 50 (180k//3.6k) |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 60 (216k//3.6k) |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 70 (252k/3.6k) |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 90 (324k/3.6k) |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 100 (360k//3.6k) |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 110 (396k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 120 (432k//3.6K) |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 140 ( $504 \mathrm{k} / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 150 ( $540 \mathrm{k} / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 160 (570k//3.6k) |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 170 ( $612 \mathrm{k} / / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 190 ( $684 \mathrm{k} / 3.6 \mathrm{kk}$ ) |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 200 (720k//3.6k) |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 2ch hall amplifier offset resistance / input resistance <br> (" 1 " Resistance $\div$ " 2 " Resistance) | 10 (36k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 20 (72k/3.6k) |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 40 (144k//3.6k) |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 50 (180k//3.6k) |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 60 (216k//3.6k) |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 70 (252k/3.6k) |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 90 (324k//3.6k) |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 100 (360k//3.6k) |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 110 (396k//3.6k) |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 120 (432k//3.6K) |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 140 ( $504 \mathrm{k} / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 150 ( $540 \mathrm{k} / 3.6 \mathrm{kk}$ ) |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 160 ( $570 \mathrm{k} / 3.6 \mathrm{k}$ ) |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 170 (612k//3.6k) |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 190 (684k//3.6k) |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 200 (720k//3.6k) |

General-purpose amplifier ON/OFF setting

| Input |  |  |  |  |  | Setting mode | Set content | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D0 | D1 |  |  |  |
| 0 | 0 | 1 | 1 | 0 | * | General-purpose amplifier 1 | Stand-by |  |
|  |  |  |  | 1 | * |  | Operate |  |
|  |  |  |  | * | 0 | General-purpose amplifier 2 | Stand-by |  |
|  |  |  |  | * | 1 |  | Operate |  |

PWM circuit accuracy setting

| Input |  |  |  |  |  | Setting mode | Set content | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D0 | D1 |  |  |  |
| 1 | 0 | 1 | 1 | 0 | 0 | PWM accuracy setting | 10bit resolution | Initial value |
|  |  |  |  | 0 | 1 |  | 11bit resolution |  |
|  |  |  |  | 1 | 0 |  | 12bit resolution |  |
|  |  |  |  | * | * |  | - |  |

PWM pulse width of moving
1ch ( X axis side)

| Input [3:0] |  |  |  |  |  |  |  | Setting mode | Moving pulse number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D0 | D1 | D2 | D3 |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1ch ( X axis) side width of moving | 0 (Initialization) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 1 |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 2 |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 3 |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 4 |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 5 |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 6 |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 7 |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 8 |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 9 |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 10 |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 11 |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 12 |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 13 |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 14 |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 15 |

Note : 1 pulse = 1CLK
2ch ( Y axis side)

| Input [7:4] |  |  |  |  |  |  |  | Setting mode | Moving pulse number |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 | D4 | D5 | D6 | D7 |  |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 2ch (Y axis) side width of moving | 0 (Initialization) |
|  |  |  |  | 1 | 0 | 0 | 0 |  | 1 |
|  |  |  |  | 0 | 1 | 0 | 0 |  | 2 |
|  |  |  |  | 1 | 1 | 0 | 0 |  | 3 |
|  |  |  |  | 0 | 0 | 1 | 0 |  | 4 |
|  |  |  |  | 1 | 0 | 1 | 0 |  | 5 |
|  |  |  |  | 0 | 1 | 1 | 0 |  | 6 |
|  |  |  |  | 1 | 1 | 1 | 0 |  | 7 |
|  |  |  |  | 0 | 0 | 0 | 1 |  | 8 |
|  |  |  |  | 1 | 0 | 0 | 1 |  | 9 |
|  |  |  |  | 0 | 1 | 0 | 1 |  | 10 |
|  |  |  |  | 1 | 1 | 0 | 1 |  | 11 |
|  |  |  |  | 0 | 0 | 1 | 1 |  | 12 |
|  |  |  |  | 1 | 0 | 1 | 1 |  | 13 |
|  |  |  |  | 0 | 1 | 1 | 1 |  | 14 |
|  |  |  |  | 1 | 1 | 1 | 1 |  | 15 |

Note : 1 pulse = 1CLK
The ON/OFF operation of the hall amplifier and the hall bias is done with the ST pin.
Note : An initial value of A 0 to $\mathrm{A} 3=1111$ is a static test mode. Use it specifying data D0 for one.
TEST mode setting

| Input |  |  |  | Setting mode | Content | Remarks |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A0 | A1 | A2 | A3 |  |  |  |  |
| 1 | 1 | 1 | 1 | 0 | NC pin_TEST mode | External CLK | It uses it by the shipment inspection. |
|  |  |  |  | 1 |  | Internal CLK operation |  |

[^0]
## LV8415CB

Hall bias, Offset adjustment circuit configuration


Hall amplifier, Hall bias equivalent circuit

## About the gain adjustment

The resistance ratio of " 2 " and " 3 " is adjusted in figure and the gain is set. Refer to the setting to the cereal map. The magnification can be set from ten by 200.

## About the Offset adjustment

The resistance ratio of " 1 " and " 2 " is adjusted in figure and the Offset is set. Refer to the setting to the cereal map. The magnification can be set from ten by 200.

## Note in design

## - Stand-by function

IC becomes a stand-by state at ST = "L", and IC enters the state of operation at ST =" H ". Moreover, the register in IC is reset as for ST = "L" at times.

- Hall bias

The constant current output is built into for the hall element drive. The constant current value is set from detection resistance (RHG) connected from the HBIN pin impression voltage and the HGND pin between GND.

Constant current value ( $\mathrm{I}_{\mathrm{O}}$ ) $=$ HBIN voltage $\div$ Detection resistance


Constant current value (IO) becomes about 1 mA when assuming HBIN pin impressed voltage $=1.0 \mathrm{~V}$ and detection resistance $=1 \mathrm{k} \Omega$ from the above-mentioned calculation type. Moreover, the HGND pin must connect with the HB pin, and connect the detection resistance of a large value as much as possible when you do not use the hall bias circuit.

- Operation amplifier

Impress the bias to the $\mathrm{V}_{\mathrm{IN}}{ }^{+}$pin, and compose the buffer by the connection to the VOUT pin in the $\mathrm{V}_{\mathrm{IN}}$ - pin in the operational amplifier not used.

$\square$ SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
■ SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
$\square$ In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
$\square$ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
$\square$ Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
■ Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellctual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of December, 2010. Specifications and information herein are subject to change without notice.


[^0]:    Note : External CLK mode is for the shipment inspection. Use it with internal CLK. Use it after it internal CLK switches because default is external CLK mode.

