


阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .


High speed Driver with bootstrapping for dual Power MOSFETs



Features

- Fast rise and fall times for frequencies up to 2 MHz
- Capable of sinking and sourcing of more than 4 A peak current for lowest switching losses
- Charges High Side (internally clamped to 10 V) and Low Side MOSFET's gates up to 12 V for lowest on-losses
- Adjustable High Side MOSFET gate drive voltage via high impedance PVCC pin for optimizing ON losses, gate drive losses, and switching losses
- Integrates the bootstrap diode for reducing the part count
- Prevents from cross-conducting by adaptive gate drive control
- Protects the driver against over-temperature
- Supports shut-down mode for very low quiescent current through three-state input
- Compatible to standard PWM controller ICs
- Floating High Side MOSFET drive up to 30 V
- Operates with $V_{PVCC} = 5$ to $12\text{ V} \pm 10\%$ → requires no separate supply voltage
- 1:1 compatible to HIP6601A and HIP6601B
- Ideal for multi-phase Desktop CPU supplies on motherboards and VRM's and Notebook CPU supplies

Type	Package	Marking	Ordering Code
TDA21101	P-DSO-8	21101G	Q67042-S4170-A101

Pinout		Number	Name	Description
Top View		1	GATE _{HS}	Gate drive output for the N-Channel High side MOSFET
		2	BOOT	Floating bootstrap pin. To be connected to the external bootstrap capacitor to generate the gate drive voltage for the high side N-Channel MOSFET
		3	PWM	Input for the PWM controller signal
		4	GND	Ground
		5	GATE _{LS}	Gate drive output for the N-Channel Low Side MOSFET
		6	VCC	Supply voltage
		7	PVCC	High impedance input to adjust the High Side gate drive
		8	PHASE	This pin connects to the junction of the High Side and the Low Side MOSFET

General Description

The dual high speed driver is designed to drive a wide range of N-Channel low side and N-Channel high side MOSFETs with varying gate charges. It has a small propagation delay from input to output, short rise and fall times and the same pin configuration to be compatible to HIP6601. In addition it provides several protection features as well as a shut down mode for efficiency reasons. The high breakdown voltage makes it suitable for mobile applications.

Target application

The dual high speed driver is designed to work well in half-bridge type circuits where dual N-Channel MOSFETs are utilized. A circuit designer can fully take advantage of the driver's capabilities in high-efficiency, high-density synchronous DC/DC converters that operate at high switching frequencies, e.g. in multi-phase converters for CPU supplies on motherboards and VRM's but also in motor drive and class-D amplifier type applications.

Absolute Maximum Ratings

At $T_j = 25\text{ }^\circ\text{C}$, unless otherwise specified

Parameter	Symbol	Value		Unit
		Min.	Max.	
Voltage supplied to 'VCC' pin	V_{VCC}	-0.3	20	V
Voltage supplied to 'PVCC' pin	V_{PVCC}	-0.3	20	
Voltage supplied to 'PWM' pin	V_{PWM}	-0.3	6.5	
Voltage supplied to 'BOOT' pin referenced to 'PHASE' (clamped by the TDA21101 to 10 V when PVCC > 10 V)	$V_{BOOT} - V_{PHASE}$	-0.3	10	
Voltage rating at 'PHASE' pin, DC	V_{PHASE}	-15	30	
Junction temperature	T_J		150	$^\circ\text{C}$
Storage temperature	T_S	-55	150	
ESD Rating; Human Body Model			4	kV
IEC climatic category; DIN EN 60068-1			55/150/56	-

Thermal Characteristic

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
Thermal resistance, junction-soldering point			90		K/W
Thermal resistance, junction-ambient			125		

Electrical Characteristic

At Tj = 25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			Min.	Typ.	Max.	
Supply Characteristic						
Bias supply current	I _{VCC}	f = 250 kHz, V _{PVCC} = V _{VCC} = 12 V		9.0	12	mA
Quiescent current	I _{VCCQ}	1.8 V ≤ V _{PWM} ≤ 3.0 V		4.5		mA
Power supply current	I _{PVCC}	0.1 ≤ f ≤ 2 MHz, 5 V ≤ V _{PVCC} ≤ 12 V	-500		500	nA
Under-voltage lockout		V _{VCC} rising threshold	9.0	9.5	10	V
Under-voltage lockout		V _{VCC} falling threshold	8.15	8.8	9.15	V
Input Characteristic						
Current in 'PWM' pin	I _{PWM_L}	V _{PWM} = 0.4 V		-120		μA
Current in 'PWM' pin	I _{PWM_H}	V _{PWM} = 4.5 V		180		
Shut down window	V _{IN_SHUT}	t _{SHUT} > 600 ns	1.8		3.0	V
Shut down hold-off time	t _{SHUT}	1.8 V ≤ V _{PWM} ≤ 3.0 V	320	450	600	ns
PWM pin open *	V _{PWM_O}		1.8	2.0	2.2	V
PWM Low level threshold	V _{PWM_L}		1.2	2.5		
PWM High level threshold	V _{PWM_H}			2.5	3.9	

* The driver IC will shut down and the High side MOSFET and the Low side MOSFET will be turned-off when the PWM input is open (e.g. PWM input disconnected or the PWM IC in a high-Z state)

At Tj = 25 °C, unless otherwise specified

Dynamic Characteristic						
Turn-on propagation Delay High Side	t _{d(ON)_HS}	P _{PVCC} = V _{VCC} = 12 V C _{ISS} = 3000 pF		58	70	ns
Turn-off propagation delay High Side	t _{d(OFF)_HS}			40	50	
Rise time High Side	t _{r_HS}			18	34	
Fall time High Side	t _{f_HS}			18	30	
Turn-on propagation Delay Low Side	t _{d(ON)_LS}			40	60	
Turn-off propagation delay Low Side	t _{d(OFF)_LS}			30	40	
Rise time Low Side	t _{r_LS}			19	32	
Fall time Low Side	t _{f_LS}			17	25	
Turn-on propagation Delay High Side	t _{d(ON)_HS}	P _{PVCC} = V _{VCC} = 12 V C _{ISS} = 3000 pF T _J = 125 °C		80		ns
Turn-off propagation delay High Side	t _{d(OFF)_HS}			60		
Rise time High Side	t _{r_HS}			18		
Fall time High Side	t _{f_HS}			21		
Turn-on propagation Delay Low Side	t _{d(ON)_LS}			50		

Turn-off propagation delay Low Side	$t_{d(OFF_LS)}$		43		
Rise time Low Side	t_{r_LS}		21		
Fall time Low Side	t_{f_LS}		20		

Operating Conditions

At $T_j = 25\text{ °C}$, unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			Min.	Typ.	Max.	
Voltage supplied to 'VCC' pins	V_{VCC}		10.8		13.2	V
Voltage supplied to 'PVCC' pins	V_{PVCC}		5		13.2	V
Input signal transition frequency	f		0.1		2	MHz
Power dissipation	P_{TOT}	$T_A = 25\text{ °C}, T_J = 125\text{ °C}$		0.8		W
Thermal shut down	T_{OT}	(Hysteresis = 50 °C)	135	150°	165	°C
Junction temperature	T_J		-25		125	°C

At $T_j = 25\text{ °C}$, unless otherwise specified

Parameter	Conditions	Values			Unit	
		Min.	Typ.	Max.		
Output Characteristic High Side (HS) and Low Side (LS), ensured by design						
Output Resistance and Voltage drop resp.	HS; Source *	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $I_{HS_SRC} = 2\text{ A}$		2.15		V
	HS; Sink	$V_{VCC} = 12\text{ V}, P_{PVCC} = 5\text{ V}$		1.2	1.9	Ω
	HS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$		0.95	1.5	
	LS; Source *	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $I_{HS_SRC} = 2\text{ A}$		2.15		V
	LS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$		0.7	1.0	Ω
Output Resistance and Voltage drop resp. (@ 125 °C)	HS; Source *	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $I_{HS_SRC} = 2\text{ A}, T_J = 125\text{ °C}$		1.65		V
	HS; Sink	$V_{VCC} = 12\text{ V}, P_{PVCC} = 5\text{ V}$ $T_J = 125\text{ °C}$		1.9		Ω
	HS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $T_J = 125\text{ °C}$		1.5		
	LS; Source *	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $I_{HS_SRC} = 2\text{ A}, T_J = 125\text{ °C}$		1.65		V
	LS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $T_J = 125\text{ °C}$		1.1		Ω
Peak output-current	HS; Source *	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $D < 3\%$ $t_{P} / \text{Pulse} < 30\text{ ns}$	4			A
	HS; Sink		4			
	LS; Source *		4			
	LS; Sink		4			

* The sourcing outputs of the LS and the HS terminals are bipolar and MOS transistors in parallel. The voltage drop is the voltage drop across the bipolar and MOS transistor combination; the peak output current is the combined output current the driver can deliver.

Published by
Infineon Technologies AG,
Bereichs Kommunikation
St.-Martin-Strasse 53,
D-81541 München
© Infineon Technologies AG 1999
All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances.
For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.