

## 阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

## Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .

## High speed Driver with bootstrapping for dual Power MOSFETs




P-DSO-14-3

### Features

- Fast rise and fall times for frequencies up to 2 MHz
- Capable of sinking more than 4 A peak current for lowest switching losses
- Charges the High Side and Low Side MOSFET's gate to 5..12 V according to PVCC setting.
- Adjustable High Side and Low Side MOSFET gate drive voltage via PVCC pin for optimizing ON losses and gate drive losses
- Integrates the bootstrap diode for reducing the part count
- Prevents from cross-conducting by adaptive gate drive control
- High voltage rating on Phase node
- Supports shut-down mode for very low quiescent current through three-state input
- Compatible to standard PWM controller ICs (Intersil, Analog Devices)
- Floating High Side MOSFET drive
- Ideal for multi-phase Desktop CPU supplies on motherboards and VRM's

Type	Package	Marking	Ordering Code
TDA21102	P-DSO-14-3	21102	Q67042-S4244

### Pinout & Description



Number	Name	Description
1	PWM1	Input for the PWM1 controller signal
2	PWM2	Input for the PWM2 controller signal
3	GND	Ground
4	GATE <sub>LS1</sub>	Gate drive output for the N-Channel Low Side MOSFET 1.
5	PVCC	Input to adjust the High Side gate drive
6	PGND	Power ground return for the Low Side Drivers
7	GATE <sub>LS2</sub>	Gate drive output for the N-Channel Low Side MOSFET 2.
8	PHASE2	To be connected to the junction of the High Side and the Low Side MOSFET 2
9	GATE <sub>HS2</sub>	Gate drive output for the N-Channel High Side MOSFET 2.
10	BOOT2	Floating bootstrap pin. To be connected to the external bootstrap capacitor to generate the gate drive voltage for the High Side N-Channel MOSFET 2.
11	BOOT1	Floating bootstrap pin. To be connected to the external bootstrap capacitor to generate the gate drive voltage for the High Side N-Channel MOSFET 1.
12	GATE <sub>HS1</sub>	Gate drive output for the N-Channel High Side MOSFET 1.
13	PHASE1	To be connected to the junction of the High Side and the Low Side MOSFET 1
14	VCC	Supply Voltage



**Absolute Maximum Ratings**

 At  $T_j = 25\text{ °C}$ , unless otherwise specified

Parameter	Symbol	Value		Unit	
		Min.	Max.		
Voltage supplied to 'VCC' pin	$V_{VCC}$	-0.3	25	V	
Voltage supplied to 'PVCC' pin	$V_{PVCC}$	-0.3	25		
Voltage supplied to 'PWM' pin	$V_{PWM}$	-0.3	5.5		
Voltage supplied to 'BOOT' pin referenced to 'PHASE'	$V_{BOOT} - V_{PHASE}$	-0.3	25		
Voltage rating at 'PHASE' pin, DC	$V_{PHASE}$	-1	25		
Voltage rating at 'PHASE' pin, $t_{pulse\_max} = 500\text{ns}$ Max Duty Cycle = 2%		-20	30		
Voltage supplied to $GATE_{HS}$ pin referenced to 'PHASE' $T_{pulse\_max} < 100\text{ns}$ , $E < 2\mu\text{J}$	$V_{GATEHS}$	-3.5	$V_{BOOT} + 0.3$		
Voltage supplied to $GATE_{LS}$ pin referenced to 'GND' $T_{pulse\_max} < 100\text{ns}$ , $E < 2\mu\text{J}$	$V_{GATELS}$	-5	$V_{VCC} + 0.3$		
Junction temperature	$T_J$	-25	150		°C
Storage temperature	$T_S$	-55	150		
ESD Rating; Human Body Model			4	kV	
IEC climatic category; DIN EN 60068-1			55/150/56	-	

**Thermal Characteristic**

Parameter	Symbol	Values			Unit
		Min.	Typ.	Max.	
Thermal resistance, junction-solder joint ( pin 4 )	Rth-JS		40.5		K/W
Thermal resistance, junction-case	Rth-JC		44.7		
Thermal resistance, junction-ambient	Rth-JA		116.2		

**Electrical Characteristic**

 At  $T_j = 25\text{ °C}$ , unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			Min.	Typ.	Max.	
<b>Supply Characteristic</b>						
Bias supply current	$I_{VCC}$	$f = 1\text{ MHz}$ , NO LOAD $V_{PVCC} = V_{VCC} = 12\text{ V}$		1.3	1.8	mA
Quiescent current	$I_{VCCQ}$	$1.8\text{ V} \leq V_{PWM} \leq 3.0\text{ V}$		3.8	4.9	
Power supply current	$I_{PVCC}$	$f = 1\text{ MHz}$ , NO LOAD $V_{PVCC} = V_{VCC} = 12\text{ V}$		25	33	
Under-voltage lockout		$V_{VCC}$ rising threshold	9.7	10.1	10.5	V
Under-voltage lockout		$V_{VCC}$ falling threshold	7.3	7.6	8.0	V
<b>Input Characteristic</b>						
Current in 'PWM' pin	$I_{PWM\_L}$	$V_{PWM} = 0.4\text{ V}$	-80	115	-150	$\mu\text{A}$
Current in 'PWM' pin	$I_{PWM\_H}$	$V_{PWM} = 4.5\text{ V}$	120	180	250	
Shut down window	$V_{IN\_SHUT}$	$t_{SHUT} > 350\text{ ns}$	1.7		3.1	V
Shut down hold-off time	$t_{SHUT}$	$1.7\text{ V} \leq V_{PWM} \leq 3.1\text{ V}$	100	200	320	ns
PWM pin open	$V_{PWM\_O}$		1.8	2.0	2.2	V
PWM Low level threshold (falling)	$V_{PWM\_L}$				1.4	
PWM High level threshold (rising)	$V_{PWM\_H}$		3.7			
Pulse Width High Side	$t_p$	= Pulse with on PWM pin	40			ns


 At  $T_j = 25\text{ °C}$ , unless otherwise specified

<b>Dynamic Characteristic</b>						
Turn-on propagation Delay High Side*	$t_{d(ON)\_HS}$	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $C_{ISS} = 3000\text{ pF}$		18	35	ns
Turn-off propagation delay High Side	$t_{d(OFF)\_HS}$			18	25	
Rise time High Side	$t_r\_HS$			14	28	
Fall time High Side	$t_f\_HS$			14	22	
Turn-on propagation Delay Low Side	$t_{d(ON)\_LS}$			17	23	
Turn-off propagation delay Low Side	$t_{d(OFF)\_LS}$			14	20	
Rise time Low Side	$t_r\_LS$			22	29	
Fall time Low Side	$t_f\_LS$			14	22	

At  $T_j = 125\text{ °C}$ , unless otherwise specified

Dynamic Characteristic					
Turn-on propagation Delay High Side*	$t_{d(ON)_{HS}}$	$P_{PVCC} = V_{VCC} = 12\text{ V}$ $C_{ISS} = 3000\text{ pF}$		22	ns
Turn-off propagation delay High Side	$t_{d(OFF)_{HS}}$			22	
Rise time High Side	$t_{r_{HS}}$			16	
Fall time High Side	$t_{f_{HS}}$			16	
Turn-on propagation Delay Low Side	$t_{d(ON)_{LS}}$			20	
Turn-off propagation delay Low Side	$t_{d(OFF)_{LS}}$			18	
Rise time Low Side	$t_{r_{LS}}$			23	
Fall time Low Side	$t_{f_{LS}}$			16	

**Measurement Timing diagram**



**Operating Conditions**

 At  $T_j = 25\text{ °C}$ , unless otherwise specified


Parameter	Symbol	Conditions	Values			Unit
			Min.	Typ.	Max.	
Voltage supplied to 'VCC' pin	$V_{VCC}$		10.8		13.2	V
Voltage supplied to 'PVCC' pin	$V_{PVCC}$		5		13.2	V
Input signal transition frequency	f		0.1		2	MHz
Power dissipation	$P_{TOT}$	$T_A = 25\text{ °C}, T_J = 125\text{ °C}$		0.9		W
Junction temperature	$T_J$		-25		150	°C

 At  $T_j = 25\text{ °C}$ , unless otherwise specified

Parameter	Conditions	Values			Unit	
		Min.	Typ.	Max.		
<b>Output Characteristic High Side (HS) and Low Side (LS), ensured by design</b>						
Output Resistance	HS; Source	$P_{PVCC} = V_{VCC} = 12\text{ V}, I_{HS\_SRC} = 2\text{ A}$		1 <sup>(1)</sup>		$\Omega$
	HS; Sink	$V_{VCC} = 12\text{ V}, P_{PVCC} = 5\text{ V}$		1	1.3	$\Omega$
	HS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$		0.9	1.2	$\Omega$
	LS; Source	$P_{PVCC} = V_{VCC} = 12\text{ V}, I_{HS\_SRC} = 2\text{ A}$		1.4 <sup>(2)</sup>		$\Omega$
	LS; Sink	$V_{VCC} = 12\text{ V}, P_{PVCC} = 5\text{ V}$		1	1.3	$\Omega$
	LS; Sink	$P_{PVCC} = V_{VCC} = 12\text{ V}$		1	1.25	$\Omega$
Peak output-current	HS; Source	$P_{PVCC} = V_{VCC} = 12\text{ V}$	4			A
	HS; Sink	$t_{P\_HS} / \text{Pulse} < 20\text{ ns}$	4			
	LS; Source	$t_{P\_LS} / \text{Pulse} < 40\text{ ns}$	4			
	LS; Sink	$D_{HS} < 2\%, D_{LS} < 4\%$	4			

<sup>1</sup> Incremental resistance  $V_{BOOT} - V_{HS} = 4.3\text{ V} @ I_{SOURCE} = 2\text{ A}$ 
<sup>2</sup> Incremental resistance  $V_{VCC} - V_{LS} = 4.4\text{ V} @ I_{SOURCE} = 2\text{ A}$


Package Drawing P-DSO-14-3



Index Marking

1) Does not include plastic or metal protrusion of 0.15 max. per side

Layout Footprints



e	A	L	B
1,27 mm	5,69 mm	1,31 mm	0,65 mm





Published by  
**Infineon Technologies AG,**  
**Bereichs Kommunikation**  
**St.-Martin-Strasse 53,**  
**D-81541 München**  
**© Infineon Technologies AG 1999**  
**All Rights Reserved.**

**Attention please!**

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

**Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

**Warnings**

Due to technical requirements components may contain dangerous substances.  
For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.