阅读申明

1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描叙上的差异，建议读者做出适当判断。
4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader’ s learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers’ technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with “Datasheets”.

VNP49N04

OMNIFET : FULLY AUTOPROTECTED POWER MOSFET

TYPE	V_{clamp}	$R_{DS(on)}$	I_{lim}
VNP49N04	42 V	0.02 Ω	49 A

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET
- STANDARD TO-220 PACKAGE



TO-220

DESCRIPTION

The VNP49N04 is a monolithic device made using STMicroelectronics VIPower Technology, intended for replacement of standard power MOSFETS in DC to 50 KHz applications.
Built-in thermal shut-down, linear current limitation and overvoltage clamp protect the chip in harsh enviroments.

Fault feedback can be detected by monitoring the voltage at the input pin.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage (V_{in} = 0)	Internally Clamped	V
V_{in}	Input Voltage	18	V
I_D	Drain Current	Internally Limited	A
I_R	Reverse DC Output Current	-50	A
V_{esd}	Electrostatic Discharge (C= 100 pF, R=1.5 KΩ)	2000	V
P_{tot}	Total Dissipation at T_c = 25 °C	125	W
T_j	Operating Junction Temperature	Internally Limited	°C
T_c	Case Operating Temperature	Internally Limited	°C
T_{stg}	Storage Temperature	-55 to 150	°C

THERMAL DATA

$R_{thj\text{-}case}$	Thermal Resistance Junction-case Max	1	°C/W
$R_{thj\text{-}amb}$	Thermal Resistance Junction-ambient Max	62.5	°C/W

ELECTRICAL CHARACTERISTICS (T_{case} = 25 °C unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CLAMP}	Drain-source Clamp Voltage	I_D = 200 mA V_{in} = 0	36	42	48	V
V_{CLTH}	Drain-source Clamp Threshold Voltage	I_D = 2 mA V_{in} = 0	35			V
V_{INCL}	Input-Source Reverse Clamp Voltage	I_{in} = -1 mA	-1		-0.3	V
I_{DSS}	Zero Input Voltage Drain Current (V_{in} = 0) Zero Input Voltage Drain Current (V_{in} = 0)	V_{DS} = 13 V V_{in} = 0 V_{DS} = 25 V V_{in} = 0			50 200	µA µA
I_{ISS}	Supply Current from Input Pin	V_{DS} = 0 V V_{in} = 10 V		250	500	µA

ON (*)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IN(th)}$	Input Threshold Voltage	V_{DS} = V_{in} I_D + I_{in} = 1 mA	0.8		3	V
$R_{DS(on)}$	Static Drain-source On Resistance Static Drain-source On Resistance	V_{in} = 10 V I_D = 25 A V_{in} = 5 V I_D = 25 A			0.02 0.025	Ω Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} (*)	Forward Transconductance	V_{DS} = 13 V I_D = 25 A	25	30		S
C_{oss}	Output Capacitance	V_{DS} = 13 V f = 1 MHz V_{in} = 0		1100	1500	pF

ELECTRICAL CHARACTERISTICS (continued)

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V_{DD} = 15 V I_d = 25 A V_{gen} = 10 V R_{gen} = 10 Ω (see figure 3)		200 1300 800 300	300 1800 1200 450	ns ns ns ns
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	Turn-on Delay Time Rise Time Turn-off Delay Time Fall Time	V_{DD} = 15 V I_d = 25 A V_{gen} = 10 V R_{gen} = 1000 Ω (see figure 3)		1.3 3.8 12 6.1	1.9 5.2 14 8.5	µs µs µs µs
$(di/dt)_{on}$	Turn-on Current Slope	V_{DD} = 15 V I_D = 25 A V_{in} = 10 V R_{gen} = 10 Ω		25		A/µs
Q_i	Total Input Charge	V_{DD} = 15 V I_D = 25 A V_{in} = 10 V		100		nC

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{SD} (*)	Forward On Voltage	I_{SD} = 25 A V_{in} = 0			1.6	V
t_{rr} (**)	Reverse Recovery Time	I_{SD} = 25 A di/dt = 100 A/µs V_{DD} = 30 V T_j = 25 °C		250		ns
Q_{rr} (**)	Reverse Recovery Charge	(see test circuit, figure 5)		910		nC
I_{RRM} (**)	Reverse Recovery Current			7.5		A

PROTECTION

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{lim}	Drain Current Limit	V_{in} = 10 V V_{DS} = 13 V V_{in} = 5 V V_{DS} = 13 V	30 30	49 49	68 68	A A
t_{dlim} (**)	Step Response Current Limit	V_{in} = 10 V V_{in} = 5 V		35 90	50 150	µs µs
T_{jsh} (**)	Overtemperature Shutdown		150			°C
T_{jrs} (**)	Overtemperature Reset		135			°C
I_{gf} (**)	Fault Sink Current	V_{in} = 10 V V_{DS} = 13 V V_{in} = 5 V V_{DS} = 13 V		50 20		mA mA
E_{as} (**)	Single Pulse Avalanche Energy	starting T_j = 25 °C V_{DD} = 20 V V_{in} = 10 V R_{gen} = 1 KΩ L = 6 mH	4			J

(*) Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %

(**) Parameters guaranteed by design/characterization

PROTECTION FEATURES

During normal operation, the Input pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC to 50 KHz. The only difference from the user s standpoint is that a small DC current (I_{iss}) flows into the Input pin in order to supply the internal circuitry.

The device integrates:

- OVERVOLTAGE CLAMP PROTECTION: internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.
- LINEAR CURRENT LIMITER CIRCUIT: limits the drain current Id to Ilim whatever the Input pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough, junction temperature may reach the overtemperature threshold T_{jsh}.
- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION: these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum $150^{o}C$. The device is automatically restarted when the chip temperature falls below $135^{o}C$.
- STATUS FEEDBACK: In the case of an overtemperature fault condition, a Status Feedback is provided through the Input pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100 Ω. The failure can be detected by monitoring the voltage at the Input pin, which will be close to ground potential.

Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in $R_{DS(on)}$).

Thermal Impedance



Derating Curve



Output Characteristics



Transconductance



Static Drain-Source On Resistance vs Input Voltage



Static Drain-Source On Resistance



Static Drain-Source On Resistance



Input Charge vs Input Voltage



Capacitance Variations



Normalized Input Threshold Voltage vs Temperature



Normalized On Resistance vs Temperature



Normalized On Resistance vs Temperature



Turn-on Current Slope



Turn-on Current Slope



Turn-off Drain-Source Voltage Slope



Turn-off Drain-Source Voltage Slope



Switching Time Resistive Load



Switching Time Resistive Load



Switching Time Resistive Load



Current Limit vs Junction Temperature



Step Response Current Limit



Source Drain Diode Forward Characteristics



Fig. 1: Unclamped Inductive Load Test Circuits



Fig. 2: Unclamped Inductive Waveforms



Fig. 3: Switching Times Test Circuits For Resistive Load



Fig. 4: Input Charge Test Circuit



Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times



Fig. 6: Waveforms



TO-220 MECHANICAL DATA

DIM.	mm.		
	MIN.	TYP	MAX.
A	4.40		4.60
b	0.61		0.88
b1	1.15		1.70
c	0.49		0.70
D	15.25		15.75
E	10		10.40
e	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13		14
L1	3.50		3.93
L20		16.40	
L30		28.90	
∅P	3.75		3.85
Q	2.65		2.95
Package Weight	1.9Gr. (Typ.)