

阅读申明

- 1.本站收集的数据手册和产品资料都来自互联网，版权归原作者所有。如读者和版权方有任何异议请及时告之，我们将妥善解决。
- 2.本站提供的中文数据手册是英文数据手册的中文翻译，其目的是协助用户阅读，该译文无法自动跟随原稿更新，同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。
- 3.本站提供的产品资料，来自厂商的技术支持或者使用者的心得体会等，其内容可能存在描述上的差异，建议读者做出适当判断。
- 4.如需与我们联系，请发邮件到marketing@iczoom.com，主题请标有“数据手册”字样。

Read Statement

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.
2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.
3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.
4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets" .



VNP49N04FI VNB49N04 / VNV49N04

“OMNIFET”:
FULLY AUTOPROTECTED POWER MOSFET

TYPE	V _{CLAMP}	R _{DS(ON)}	I _{LIM}
VNP49N04FI	42 V	20 mΩ	49 A
VNB49N04			
VNV49N04			

- LINEAR CURRENT LIMITATION
- THERMAL SHUT DOWN
- SHORT CIRCUIT PROTECTION
- INTEGRATED CLAMP
- LOW CURRENT DRAWN FROM INPUT PIN
- DIAGNOSTIC FEEDBACK THROUGH INPUT PIN
- ESD PROTECTION
- DIRECT ACCESS TO THE GATE OF THE POWER MOSFET (ANALOG DRIVING)
- COMPATIBLE WITH STANDARD POWER MOSFET

DESCRIPTION

The VNP49N04FI, VNB49N04, VNV49N04 are monolithic devices designed in STMicroelectronics VIPower M0 Technology, intended for replacement of standard Power

ISOWATT220

TO-263 (D²PAK)

PowerSO-10™


ORDER CODES:

ISOWATT220	VNP49N04FI
PowerSO-10™	VNV49N04
TO-263 (D ² PAK)	VNB49N04

MOSFETS from DC up to 50KHz applications. Built-in thermal shutdown, linear current limitation and overvoltage clamp protect the chip in harsh environments.

Fault feedback can be detected by monitoring the voltage at the input pin.


BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value			Unit
		PowerSO-10™	D ² PAK	ISOWATT220	
V _{DS}	Drain-source Voltage (V _{IN} =0V)	Internally Clamped			V
V _{IN}	Input Voltage	18			V
I _D	Drain Current	Internally Limited			A
I _R	Reverse DC Output Current	-50			A
V _{ESD}	Electrostatic Discharge (R=1.5KΩ, C=100pF)	2000			V
P _{tot}	Total Dissipation at T _c =25°C	125	125	40	W
T _j	Operating Junction Temperature	Internally limited			°C
T _c	Case Operating Temperature	Internally limited			°C
T _{stg}	Storage Temperature	-55 to 150			°C

CONNECTION DIAGRAM (TOP VIEW)



THERMAL DATA

Symbol	Parameter	Value			Unit
		PowerSO-10	D ² PAK	ISOWATT220	
R _{thj-case}	Thermal Resistance Junction-case MAX	1	1	3.12	°C/W
R _{thj-amb}	Thermal Resistance Junction-ambient MAX	50	62.5	62.5	°C/W

ELECTRICAL CHARACTERISTICS (-40°C < T_j < 125°C, unless otherwise specified)

OFF

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{CLAMP}	Drain-source Clamp Voltage	I _D =200 mA; V _{IN} =0	34	42	50	V
V _{CLTH}	Drain-source Clamp Threshold Voltage	I _D =2mA; V _{IN} =0	33			V
V _{INCL}	Input-Source Reverse Clamp Voltage	I _{IN} = -1mA	-1.2		-0.1	V
I _{DSS}	Zero Input Voltage Drain Current (V _{IN} =0V)	V _{DS} =13V; V _{IN} =0V			70	μA
		V _{DS} =25V; V _{IN} =0V			220	μA
I _{ISS}	Supply Current from Input Pin	V _{DS} =0V; V _{IN} =10V		250	550	μA

ON (*)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V _{IN(th)}	Input Threshold Voltage	V _{DS} =V _{IN} ; I _D + I _{IN} =1mA	0.8		3	V
R _{DS(on)}	Static Drain-source On Resistance	V _{IN} =10V; I _D =25A			0.04	Ω
		V _{IN} =5V; I _D =25A			0.05	Ω

DYNAMIC

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g _{fs} (*)	Forward Transconductance	V _{DS} =13V; I _D =25A; T _C =25°C	25	30		S
C _{OSS}	Output Capacitance	V _{DS} =13V; f=1MHz; V _{IN} =0V; T _C =25°C		1100	1500	pF

SWITCHING (**)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
t _{d(on)}	Turn-on Delay Time	V _{DS} =15V; I _D =25A V _{gen} =10V; R _{gen} =10 Ω		200	600	ns
t _r	Rise Time			1300	3600	ns
t _{d(off)}	Turn-off Delay Time	(see figure 3)		800	2400	ns
t _f	Fall Time			300	900	ns
t _{d(on)}	Turn-on Delay Time	V _{DS} =15V; I _D =25A V _{gen} =10V; R _{gen} =1000Ω		1.3	3.8	μs
t _r	Rise Time			3.8	10.4	μs
t _{d(off)}	Turn-off Delay Time	(see figure 3)		12	24	μs
t _f	Fall Time			6.1	17	μs
(di/dt) _{on}	Turn-on Current Slope	V _{DS} =15V; I _D =25A V _{IN} =10V; R _{gen} =10 Ω		25		A/μs
Q _i	Total Input Charge	V _{DS} =15V; I _D =25A; V _{IN} =10V		100		nC

VNP49N04FI / VNB49N04 / VNV49N04

SOURCE DRAIN DIODE

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_{SD} (*)	Forward On Voltage	$I_{SD}=25A$; $V_{IN}=0V$			1.8	V
t_{rr} (**)	Reverse Recovery Time	$I_{SD}=25A$; $di/dt=100A/\mu s$		250		ns
Q_{rr} (**)	Reverse Recovery Charge	$V_{DS}=30V$; $T_J=25^\circ C$		910		nC
I_{RRM} (**)	Reverse Recovery Current	(see test circuit, figure 5)		7.5		A

PROTECTIONS

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
I_{LIM}	Drain Current Limit	$V_{IN}=10V$; $V_{DS}=13V$	28	49	70	A
		$V_{IN}=5V$; $V_{DS}=13V$	28	49	70	A
t_{dlim} (**)	Step Response Current Limit	$V_{IN}=10V$		35	50	μs
		$V_{IN}=5V$		90	150	μs
T_{jsh} (**)	Overtemperature Shutdown		150			$^\circ C$
T_{jrs} (**)	Overtemperature Reset		135			$^\circ C$
I_{gf} (**)	Fault Sink Current	$V_{IN}=10V$; $V_{DS}=13V$		50		mA
		$V_{IN}=5V$; $V_{DS}=13V$		20		mA
E_{as} (**)	Single Pulse Avalanche Energy	Starting $T_J=25^\circ C$; $V_{DS}=20V$ $V_{IN}=10V$; $R_{gen}=1K\Omega$; $L=6mH$	4			J

(*) Pulsed: Pulse duration = 300 μs , duty cycle 1.5%

(**) Parameters guaranteed by design/characterization

PROTECTION FEATURES

During normal operation, the INPUT pin is electrically connected to the gate of the internal power MOSFET. The device then behaves like a standard power MOSFET and can be used as a switch from DC up to 50KHz. The only difference from the user's standpoint is that a small DC current (I_{ISS}) flows into the INPUT pin in order to supply the internal circuitry.

The device integrates:

- OVERVOLTAGE CLAMP PROTECTION:

internally set at 42V, along with the rugged avalanche characteristics of the Power MOSFET stage give this device unrivalled ruggedness and energy handling capability. This feature is mainly important when driving inductive loads.

- LINEAR CURRENT LIMITER CIRCUIT:

limits the drain current I_D to I_{LIM} whatever the INPUT pin voltage. When the current limiter is active, the device operates in the linear region, so power dissipation may exceed the capability of the heatsink. Both case and junction temperatures increase, and if this phase lasts long enough,

junction temperature may reach the overtemperature threshold T_{jsh} .


- OVERTEMPERATURE AND SHORT CIRCUIT PROTECTION:

these are based on sensing the chip temperature and are not dependent on the input voltage. The location of the sensing element on the chip in the power stage area ensures fast, accurate detection of the junction temperature. Overtemperature cutout occurs at minimum 150°C. The device is automatically restarted when the chip temperature falls below 135°C.


- STATUS FEEDBACK:

in the case of an overtemperature fault condition, a status feedback is provided through the INPUT pin. The internal protection circuit disconnects the input from the gate and connects it instead to ground via an equivalent resistance of 100Ω. The failure can be detected by monitoring the voltage at the INPUT pin, which will be close to ground potential. Additional features of this device are ESD protection according to the Human Body model and the ability to be driven from a TTL Logic circuit (with a small increase in $R_{DS(ON)}$).


Thermal Impedance for ISOWATT220




Thermal Impedance for D2PAK / PowerSO-10




Derating Curve




Output Characteristics




Transconductance




Static Drain-Source On Resistance vs Input Voltage




Static Drain-Source On Resistance




Static Drain-Source On Resistance





Input Charge vs Input Voltage




Capacitance Variations




Normalized Input Threshold Voltage vs Normalized On Resistance vs. Temperature




Normalized On Resistance vs. Temperature




Turn-on Current Slope




Turn-on Current Slope




Turn-off Drain-Source Voltage Slope




Turn-off Drain-Source Voltage Slope




Switching Time Resistive Load




Switching Time Resistive Load




Switching Time Resistive Load



Current Limit vs. Junction Temperature



Step Response Current Limit



Source Drain Diode Forward Characteristics




Figure 1: Unclamped Inductive Load Test Circuits




Figure 2: Unclamped Inductive Waveforms




Figure 3: Switching Time Test Circuits for Resistive Load




Figure 4: Input Charge Test Circuit




Figure 5: Test Circuit for Inductive Load Switching and Diode Recovery Times






Figure 6: Waveforms




ISOWATT220 MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
B	2.5		2.7	0.098		0.106
D	2.5		2.75	0.098		0.108
E	0.4		0.7	0.015		0.027
F	0.75		1	0.030		0.039
F1	1.15		1.7	0.045		0.067
F2	1.15		1.7	0.045		0.067
G	4.95		5.2	0.195		0.204
G1	2.4		2.7	0.094		0.106
H	10		10.4	0.393		0.409
L2		16			0.630	
L3	28.6		30.6	1.126		1.204
L4	9.8		10.6	0.385		0.417
L6	15.9		16.4	0.626		0.645
L7	9		9.3	0.354		0.366
	3		3.2	0.118		0.126



D²PAK MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
A	4.4		4.6	0.173		0.181
A1	2.49		2.69	0.098		0.106
A2	0.03		0.23	0.001		0.009
B	0.7		0.93	0.027		0.036
B1	0.8		1.3	0.031		0.051
B2	1.14		1.7	0.044		0.067
C	0.45		0.6	0.017		0.023
C2	1.23		1.36	0.048		0.053
D	8.95		9.35	0.352		0.368
D1		8			0.315	
E	10		10.4	0.393		
E1		8.5			0.334	
G	4.88		5.28	0.192		0.208
L	15		15.85	0.590		0.625
L2	1.27		1.4	0.050		0.055
M	2.4		3.2	0.094		0.126
R		0.4			0.015	
V2	0°		8°			




7106164


PowerSO-10™ MECHANICAL DATA

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	3.35		3.65	0.132		0.144
A (*)	3.4		3.6	0.134		0.142
A1	0.00		0.10	0.000		0.004
B	0.40		0.60	0.016		0.024
B (*)	0.37		0.53	0.014		0.021
C	0.35		0.55	0.013		0.022
C (*)	0.23		0.32	0.009		0.0126
D	9.40		9.60	0.370		0.378
D1	7.40		7.60	0.291		0.300
E	9.30		9.50	0.366		0.374
E2	7.20		7.60	0.283		300
E2 (*)	7.30		7.50	0.287		0.295
E4	5.90		6.10	0.232		0.240
E4 (*)	5.90		6.30	0.232		0.248
e		1.27			0.050	
F	1.25		1.35	0.049		0.053
F (*)	1.20		1.40	0.047		0.055
H	13.80		14.40	0.543		0.567
H (*)	13.85		14.35	0.545		0.565
h		0.50			0.002	
L	1.20		1.80	0.047		0.070
L (*)	0.80		1.10	0.031		0.043
α	0°		8°	0°		8°
α (*)	2°		8°	2°		8°


(*) Muar only POA P013P




D²PAK FOOTPRINT



TUBE SHIPMENT (no suffix)



TAPE AND REEL SHIPMENT (suffix "13TR")





TAPE DIMENSIONS

According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	24
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	16
Hole Diameter	D (± 0.1/-0)	1.5
Hole Diameter	D1 (min)	1.5
Hole Position	F (± 0.05)	11.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

All dimensions are in mm.



PowerSO-10™ SUGGESTED PAD LAYOUT



TUBE SHIPMENT (no suffix)

All dimensions are in mm.

	Base Q.ty	Bulk Q.ty	Tube length (±0.5)	A	B	C (±0.1)
Casablanca	50	1000	532	10.4	16.4	0.8
Muar	50	1000	532	4.9	17.2	0.8

TAPE AND REEL SHIPMENT (suffix "13TR")

REEL DIMENSIONS

Base Q.ty	600
Bulk Q.ty	600
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+ 2 / -0)	24.4
N (min)	60
T (max)	30.4

All dimensions are in mm.


TAPE DIMENSIONS
According to Electronic Industries Association (EIA) Standard 481 rev. A, Feb. 1986

Tape width	W	24
Tape Hole Spacing	P0 (± 0.1)	4
Component Spacing	P	24
Hole Diameter	D (± 0.1/-0)	1.5
Hole Diameter	D1 (min.)	1.5
Hole Position	F (± 0.05)	11.5
Compartment Depth	K (max)	6.5
Hole Spacing	P1 (± 0.1)	2

TOP COVER TAPE

500mm min. Empty components pockets sealed with cover tape. 500mm min. User direction of feed

ISOWATT220 TUBE SHIPMENT (no suffix)



Base Q.ty	50
Bulk Q.ty	1000
Tube length (± 0.5)	532
A	5.5
B	31.4
C (± 0.1)	0.75

All dimensions are in mm.

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.
The ST logo is a trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in ITALY- All Rights Reserved.

STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia -
Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - U.S.A.

<http://www.st.com>