

1.本站收集的数据手册和产品资料都来自互联网,版权归原作者所有。如读者和版权方有任 何异议请及时告之,我们将妥善解决。

本站提供的中文数据手册是英文数据手册的中文翻译,其目的是协助用户阅读,该译文无法自动跟随原稿更新,同时也可能存在翻译上的不当。建议读者以英文原稿为参考以便获得更精准的信息。

3.本站提供的产品资料,来自厂商的技术支持或者使用者的心得体会等,其内容可能存在描 叙上的差异,建议读者做出适当判断。

4.如需与我们联系,请发邮件到marketing@iczoom.com,主题请标有"数据手册"字样。

# **Read Statement**

1. The datasheets and other product information on the site are all from network reference or other public materials, and the copyright belongs to the original author and original published source. If readers and copyright owners have any objections, please contact us and we will deal with it in a timely manner.

2. The Chinese datasheets provided on the website is a Chinese translation of the English datasheets. Its purpose is for reader's learning exchange only and do not involve commercial purposes. The translation cannot be automatically updated with the original manuscript, and there may also be improper translations. Readers are advised to use the English manuscript as a reference for more accurate information.

3. All product information provided on the website refer to solutions from manufacturers' technical support or users the contents may have differences in description, and readers are advised to take the original article as the standard.

4. If you have any questions, please contact us at marketing@iczoom.com and mark the subject with "Datasheets".




8-Bit Latched, DMOS Power Driver

<b>Discontinued Pre</b>	vuuci
These parts are no longer in production The dev purchased for new design applications. Samples	
Date of status change: April 28, 2007	
<b>Recommended Substitutions:</b>	
NOTE: For detailed information on purchasing	

Allegro MicroSystems, Inc. reserves the right to make, from time to time, revisions to the anticipated product life cycle plan for a product to accommodate changes in production capabilities, alternative product availabilities, or market demand. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.

# 6273

### 8-BIT LATCHED DMOS POWER DRIVER



Note that the A6273KA (DIP) and the A6273KLW (SOIC) are electrically identical and share a common terminal number assignment.

### ABSOLUTE MAXIMUM RATINGS at $T_A = 25^{\circ}C$

Output Voltage, $V_0$
Output Drain Current,
Continuous, I <sub>O</sub> <b>250 mA*</b>
Peak, I <sub>OM</sub>
Peak, $I_{OM}$ 2.0 A <sup>+</sup>
Single-Pulse Avalanche Energy,
E <sub>AS</sub> <b>75 mJ</b>
Logic Supply Voltage, V <sub>DD</sub> 7.0 V
Input Voltage Range,
V <sub>1</sub> 0.3 V to +7.0 V
Package Power Dissipation,
P <sub>D</sub> See Graph
Operating Temperature Range,
T <sub>A</sub> 40°C to +125°C
Storage Temperature Range,
T <sub>S</sub> 55°C to +150°C
* Each output, all outputs on.
† Pulse duration ≤ 100 $\mu$ s, duty cycle ≤ 2%.
Caution: These CMOS devices have input static protection (Class 3) but are still
susceptible to damage if exposed to extremely
high static electrical charges.

The A6273KA and A6273KLW combine eight (positive-edgetriggered D-type) data latches and DMOS outputs for systems requiring relatively high load power. Driver applications include relays, solenoids, and other medium-current or high-voltage peripheral power loads. The CMOS inputs and latches allow direct interfacing with microprocessor-based systems. Use with TTL may require appropriate pull-up resistors to ensure an input logic high.

The DMOS output inverts the DATA input. All of the output drivers are disabled (the DMOS sink drivers turned OFF) with the CLEAR input low. The A6273KA/KLW DMOS open-drain outputs are capable of sinking up to 750 mA.

The A6273KA is furnished in a 20-pin dual in-line plastic package. The A6273KLW is furnished in a 20-lead wide-body, small-outline plastic package (SOIC) with gull-wing leads for surface-mount applications. Copper lead frames, reduced supply current requirements, and low on-state resistance allow both devices to sink 150 mA from all outputs continuously, to ambient temperatures over 85°C.


### FEATURES

- 50 V Minimum Output Clamp Voltage
- 250 mA Output Current (all outputs simultaneously)
- 1.3 Ω Typical  $r_{DS(on)}$
- Low Power Consumption
- Replacements for TPIC6273N and TPIC6273DW


Always order by complete part number:

Part Number	Package	R <sub>θJA</sub>	R <sub>θJC</sub>
A6273KA	20-pin DIP	55°C/W	25°C/W
A6273KLW	20-lead SOIC	70°C/W	17°C/W






### LOGIC SYMBOL



Dwg. FP-046-1A



DMOS POWER DRIVER OUTPUT

LOGIC INPUTS

Dwg. EP-010-16

FUNCTION TABLE

Inputs			
CLEAR	STROBE	IN <sub>X</sub>	OUT <sub>x</sub>
L	Х	Х	Н
н		Н	L
Н		L	Н
Н	L	Х	R

L = Low Logic Level


H = High Logic Level

X = Irrelevant

R = Previous State



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 2002 Allegro MicroSystems, Inc.



### FUNCTIONAL BLOCK DIAGRAM

### **RECOMMENDED OPERATING CONDITIONS**

over operating temperature range

Logic Supply Voltage Range, V <sub>DD</sub>	4.5 V to 5.5 V
High-Level Input Voltage, VIH	$\ldots \ge 0.85V_{DD}$
Low-level input voltage, VIL	≤0.15V <sub>DD</sub>


## ELECTRICAL CHARACTERISTICS at $T_A$ = +25°C, $V_{DD}$ = 5 V, $t_{ir}$ = $t_{if}$ $\leq$ 10 ns (unless otherwise specified).

			Limits			
Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Units
Logic Supply Voltage	V <sub>DD</sub>	Operating	4.5	5.0	5.5	V
Output Breakdown Voltage	V <sub>(BR)DSX</sub>	I <sub>O</sub> = 1 mA	50			V
Off-State Output	I <sub>DSX</sub>	V <sub>O</sub> = 40 V	_	0.05	1.0	μΑ
Current		V <sub>O</sub> = 40 V T <sub>A</sub> = 125°C		0.15	5.0	μΑ
Static Drain-Source	r <sub>DS(on)</sub>	I <sub>O</sub> = 250 mA, V <sub>DD</sub> = 4.5 V	_	1.3	2.0	Ω
On-State Resistance		$I_{O}$ = 250 mA, $V_{DD}$ = 4.5 V, $T_{A}$ = 125°C		2.0	3.2	Ω
		$I_{O}$ = 500 mA, $V_{DD}$ = 4.5 V (see note)		1.3	2.0	Ω
Nominal Output Current	I <sub>O(nom)</sub>	V <sub>DS(on)</sub> = 0.5 V, T <sub>A</sub> = 85°C		250		mA
Logic Input Current	I <sub>IH</sub>	V <sub>I</sub> = V <sub>DD</sub> = 5.5 V		—	1.0	μΑ
	IIL	V <sub>I</sub> = 0, V <sub>DD</sub> = 5.5 V		—	-1.0	μΑ
Prop. Delay Time	t <sub>PLH</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF		625	_	ns
	t <sub>PHL</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF		150	_	ns
Output Rise Time	t <sub>r</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF		675	_	ns
Output Fall Time	t <sub>f</sub>	I <sub>O</sub> = 250 mA, C <sub>L</sub> = 30 pF		400	_	ns
Supply Current	I <sub>DD(off)</sub>	V <sub>DD</sub> = 5.5 V, Outputs OFF		15	100	μΑ
	I <sub>DD(on)</sub>	V <sub>DD</sub> = 5.5 V, Outputs ON		150	300	μΑ

Typical Data is at  $V_{\text{DD}}$  = 5 V and is for design information only.

NOTE — Pulse test, duration  $\leq 100 \ \mu$ s, duty cycle  $\leq 2\%$ .






#### TIMING REQUIREMENTS

Dwg. WP-036-1

Input Active Time Before Strobe	
(Data Set-Up Time), t <sub>su(D)</sub>	20 ns
Input Active Time After Strobe	
(Data Hold Time), t <sub>h(D)</sub>	20 ns
Input Pulse Width, t <sub>w(D)</sub>	40 ns
Input Logic High, V <sub>IH</sub>	$\geq 0.85 V_{DD}$
Input Logic Low, V <sub>IL</sub>	$\leq 0.15 V_{DD}$

### **TEST CIRCUIT**




Single-Pulse Avalanche Energy Test Circuit and Waveforms

 $E_{AS} = I_{AS} \times V_{(BR)DSX} \times t_{AV}/2$ 

Terminal No.	Terminal Name	Function	
1	CLEAR	When (active) LOW, all latches are reset and all outputs go HIGH (turn OFF).	
2	$IN_1$	CMOS data input to a latch. When strobed, the output then inverts the data input (IN <sub>1</sub> = HIGH, $OUT_1 = LOW$ ).	
3	IN <sub>2</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_2 = HIGH$ , $OUT_2 = LOW$ ).	
4	OUT <sub>1</sub>	Current-sinking, open-drain DMOS output.	
5	OUT <sub>2</sub>	Current-sinking, open-drain DMOS output.	
6	OUT <sub>3</sub>	Current-sinking, open-drain DMOS output.	
7	OUT <sub>4</sub>	Current-sinking, open-drain DMOS output.	
8	IN <sub>3</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_3 = HIGH$ , $OUT_3 = LOW$ ).	
9	IN <sub>4</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_4 = HIGH$ , $OUT_4 = LOW$ ).	
10	GROUND	Reference terminal for all voltage measurements.	
11	STROBE	A CMOS dynamic input to all latches. Data on each $IN_x$ terminal is loaded into its associated latch on a low-to-high STROBE transition.	
12	IN <sub>5</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_5 = HIGH$ , $OUT_5 = LOW$ ).	
13	IN <sub>6</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_6 = HIGH$ , $OUT_6 = LOW$ ).	
14	OUT <sub>5</sub>	Current-sinking, open-drain DMOS output.	
15	OUT <sub>6</sub>	Current-sinking, open-drain DMOS output.	
16	OUT <sub>7</sub>	Current-sinking, open-drain DMOS output.	
17	OUT <sub>8</sub>	Current-sinking, open-drain DMOS output.	
18	IN <sub>7</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_7 = HIGH$ , $OUT_7 = LOW$ ).	
19	IN <sub>8</sub>	CMOS data input to a latch. When strobed, the output then inverts the data input ( $IN_8 = HIGH$ , $OUT_8 = LOW$ ).	
20	LOGIC SUPPLY	(V <sub>DD</sub> ) The logic supply voltage (typically 5 V).	




A6273KA Dimensions in Inches (controlling dimensions)




NOTES:1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Lead thickness is measured at seating plane or below.
- 4. Supplied in standard sticks/tubes of 18 devices.





Dimensions in Millimeters (controlling dimensions)



NOTES:1. Exact body and lead configuration at vendor's option within limits shown.

- 2. Lead spacing tolerance is non-cumulative.
- 3. Supplied in standard sticks/tubes of 37 devices or add 'TR' to part number for tape and reel.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

The products described here are manufactured under one or more U.S. patents or U.S. patents pending.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro products are not authorized for use as critical components in life-support devices or systems without express written approval.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

### **POWER INTERFACE DRIVERS**

Function	Output Ratings*		Part Number <sup>†</sup>
SERIAL-I	NPUT LATCHED D	RIVERS	
8-Bit (saturated drivers)	-120 mA	50 V‡	5895
8-Bit	350 mA	50 V	5821
8-Bit	350 mA	80 V	5822
8-Bit	350 mA	50 V‡	5841
8-Bit	350 mA	80 V‡	5842
8-Bit (constant-current LED driver)	75 mA	17 V	6275
8-Bit (constant-current LED driver)	120 mA	24 V	6277
8-Bit (DMOS drivers)	250 mA	50 V	6595
8-Bit (DMOS drivers)	350 mA	50 V‡	6A595
8-Bit (DMOS drivers)	100 mA	50 V	6B595
10-Bit (active pull-downs)	-25 mA	60 V	5810-F and 6810
12-Bit (active pull-downs)	-25 mA	60 V	5811
16-Bit (constant-current LED driver)	75 mA	17 V	6276
20-Bit (active pull-downs)	-25 mA	60 V	5812-F and 6812
32-Bit (active pull-downs)	-25 mA	60 V	5818-F and 6818
32-Bit	100 mA	30 V	5833
32-Bit (saturated drivers)	100 mA	40 V	5832
PARALLEL	-INPUT LATCHED	DRIVERS	
4-Bit	350 mA	50 V‡	5800
8-Bit	-25 mA	60 V	5815
8-Bit	350 mA	50 V‡	5801
8-Bit (DMOS drivers)	100 mA	50 V	6B273
8-Bit (DMOS drivers)	250 mA	50 V	6273
SPECI	AL-PURPOSE DEV	ICES	
Unipolar Stepper Motor Translator/Driver	1.25 A	50 V‡	5804
Addressable 8-Bit Decoder/DMOS Driver	250 mA	50 V	6259
Addressable 8-Bit Decoder/DMOS Driver	350 mA	50 V‡	6A259
Addressable 8-Bit Decoder/DMOS Driver	100 mA	50 V	6B259
Addressable 28-Line Decoder/Driver	450 mA	30 V	6817

\* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000